Alternatives and similar repositories for fpga-webinar-2020:

Users that are interested in fpga-webinar-2020 are comparing it to the libraries listed below

• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• MPSU / PCU-Verilog-labs
  Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
  ☆11Updated last year
• iDoka / mastering-fpgasic-book
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated 3 weeks ago
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 3 years ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆63Updated last week
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆14Updated 2 months ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• nrot / WaveGen
  ☆11Updated last year
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆25Updated last year
• ef-end-y / RiverRaidFPGA
  River Raid game on FPGA
  ☆22Updated 8 years ago
• Dmitriy0111 / nanoFOX
  A small RISC-V core (SystemVerilog)
  ☆31Updated 5 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆9Updated 9 months ago
• fpgacademy / DESim
  ☆42Updated last week
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆72Updated 3 months ago
• Des333 / soc-fpga2sdram-test
  Testing FPGA2SDRAM interface on Altera Cyclone V SoC
  ☆13Updated 9 years ago
• ZipCPU / wbspi
  A collection of SPI related cores
  ☆15Updated 3 months ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆159Updated 3 months ago
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆37Updated 11 months ago
• asicguy / spacex_uart
  Project and presentation for SpaceX Application
  ☆14Updated 7 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆173Updated 2 years ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆41Updated this week
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆38Updated last week
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆40Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆97Updated this week