Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
☆12Feb 4, 2025Updated last year
Alternatives and similar repositories for Elective-C-Programming-Language
Users that are interested in Elective-C-Programming-Language are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Методические мате риалы курса "Практикум по ПЛИС"☆47May 29, 2026Updated 2 weeks ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 3 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆99Jan 27, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆18Aug 24, 2024Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51May 16, 2026Updated 3 weeks ago
- Laboratory course on RISC-V Processor Development☆335May 19, 2026Updated 3 weeks ago
- SystemVerilog language-oriented exercises☆60Apr 2, 2026Updated 2 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Animated B-Spline on Qt.☆20Oct 1, 2020Updated 5 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Materials for the "Computer Architecture and Operating Systems" course taught at Faculty of Computer Science of Higher School of Economic…☆45Jun 3, 2026Updated last week
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Бот для ВКонтакте, генерирующий сообщения Марковским процессом на основе сообщений из чата. Witless и сглыпа на минималках.☆44Nov 12, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- lowRISC Style Guides☆512Apr 21, 2026Updated last month
- https://www.youtube.com/playlist?list=PLg-TCzdMe89bcte_r1NWgIocbGWdRq3DG☆96Apr 18, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆140Updated this week
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 7 months ago
- RISC-V Verification Interface☆153Updated this week
- SystemVerilog language-oriented exercises☆160Apr 2, 2026Updated 2 months ago
- ☆125Sep 3, 2024Updated last year
- FPGA exercise for beginners☆171Jun 2, 2026Updated last week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- VeeR EL2 Core☆339Jun 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆355Apr 2, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆544Updated this week
- NoDPI is a utility for bypassing the DPI (Deep Packet Inspection)☆1,494Jun 1, 2026Updated last week
- Digital timing diagram rendering engine☆3,425Apr 3, 2026Updated 2 months ago