Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
☆12Feb 4, 2025Updated last year
Alternatives and similar repositories for Elective-C-Programming-Language
Users that are interested in Elective-C-Programming-Language are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 months ago
- Исходные коды к главам книги "Цифровой синтез: практи ческий курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆17Aug 24, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Laboratory course on RISC-V Processor Development☆333Updated this week
- SystemVerilog language-oriented exercises☆59Apr 2, 2026Updated last month
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 3 years ago
- ☆54Apr 19, 2019Updated 7 years ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆88Jun 29, 2023Updated 2 years ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 7 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- lowRISC Style Guides☆503Apr 21, 2026Updated last month
- ☆138Apr 24, 2026Updated 3 weeks ago
- RISC-V Verification Interface☆152Mar 27, 2026Updated last month
- FPGA exercise for beginners☆167May 13, 2026Updated last week
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- Verilog Generator of Neural Net Digit Detector for FPGA☆313Sep 7, 2022Updated 3 years ago
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- VeeR EL2 Core☆338Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated last week
- Материалы курса АКОС на ФПМИ☆341Sep 10, 2025Updated 8 months ago
- Digital timing diagram rendering engine☆3,404Apr 3, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- A deep neural network that directly reconstructs the motion of a 3D human skeleton from monocular video [ToG 2020]☆588Apr 28, 2022Updated 4 years ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆947May 29, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,313May 12, 2026Updated last week
- A collection of Master XDC files for Digilent FPGA and Zynq boards.☆671Nov 12, 2024Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,052Apr 23, 2026Updated last month
- The idea of this list is to collect shared data and algorithms around 3D Morphable Models. You are invited to contribute to this list by …☆970Mar 14, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- ☆1,522May 13, 2026Updated last week
- An end-to-end library for editing and rendering motion of 3D characters with deep learning [SIGGRAPH 2020]☆1,711Jul 12, 2024Updated last year