Alternatives and similar repositories for Elective-C-Programming-Language

Users that are interested in Elective-C-Programming-Language are comparing it to the libraries listed below

• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆246Updated this week
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆37Updated this week
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆20Updated 3 months ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆47Updated 2 weeks ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆94Updated last year
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆42Updated 2 weeks ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆181Updated 3 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆59Updated last year
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆101Updated 2 weeks ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆165Updated 8 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• MPSU / MIRISCV
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆19Updated 7 months ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆119Updated 3 weeks ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆14Updated 2 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆924Updated 8 months ago
• serge0699 / verif_elective_miet
  Репозиторий факультатива по функциональной верификации НИУ МИЭТ
  ☆13Updated 10 months ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆198Updated 4 years ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆17Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов по проектированию цифровых вычислительных систем
  ☆96Updated 3 months ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆56Updated 2 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆152Updated 10 months ago
• bpvsr / 2_Interview_Questions
  # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…
  ☆22Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆410Updated last year
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆137Updated 6 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆250Updated 12 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆440Updated this week