SergeyBalabaev / Elective-C-Programming-Language

Related projects: ⓘ

• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆127Updated this week
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆12Updated last month
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆94Updated 7 months ago
• MPSU / OOP
  Object-oriented programming course
  ☆13Updated last year
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆30Updated 5 months ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆51Updated last year
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated last year
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆20Updated 6 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆157Updated 2 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆30Updated 3 weeks ago
• MPSU / the_APS_is_dead-long_live_the_APS
  ☆19Updated this week
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆35Updated last year
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 4 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆41Updated 3 weeks ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆89Updated 2 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆150Updated 11 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆46Updated 2 years ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆192Updated 3 years ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆21Updated last year
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆62Updated this week
• smirnovalnik / microprocessor-units-course
  ☆12Updated 5 months ago
• wlp5s0 / ro
  router guide in miet
  ☆12Updated 2 weeks ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆39Updated 5 years ago
• syntacore / sc-bl
  Syntacore first stage bootloader
  ☆9Updated 2 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆43Updated last year
• FPGA-InsideOut / hdlgadgets
  human-in-the-loop HDL training tool
  ☆31Updated 6 months ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆23Updated 5 years ago
• AbhishekTaur / System-Verilog-Practice
  Repository for system verilog labs from cadence
  ☆9Updated 4 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆66Updated 4 months ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆129Updated 3 weeks ago