Alternatives and similar repositories for drec-fpga-intro

Users that are interested in drec-fpga-intro are comparing it to the libraries listed below

• MPSU / APS
  Методические материалы по разработке процессора архитектуры RISC-V
  ☆246Updated this week
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆59Updated last year
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆181Updated 3 years ago
• MPSU / exAPS
  Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
  ☆94Updated last year
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆47Updated 2 weeks ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated 2 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆37Updated this week
• edosedgar / stm32f0_ARM
  Materials for the course "Embedded programming on STM32"
  ☆167Updated last year
• stcmtk / fpga-webinar-2020
  ☆24Updated 5 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆119Updated 3 weeks ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆165Updated 8 months ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆42Updated 6 years ago
• ef-end-y / RiverRaidFPGA
  River Raid game on FPGA
  ☆23Updated 8 years ago
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆25Updated last year
• Korogodin / NSLReport
  NavSysLab LaTeX report project for GOST 7.0.11, 7.32, 2.105 documents
  ☆43Updated last year
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆198Updated 4 years ago
• zhelnio / ddec
  Digital Design Express Course
  ☆19Updated 6 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆42Updated last week
• MPSU / FPGA_pract
  Методические материалы курса "Практикум по ПЛИС"
  ☆32Updated last month
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆20Updated 3 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆101Updated 2 weeks ago
• MIPT-ILab / ca-lectures
  Lectures on Computer Architecture
  ☆13Updated 3 years ago
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆18Updated 3 years ago
• RISCV-Alliance-Education / RISCV-Curricula
  Учебные материалы Альянса RISC-V
  ☆14Updated 2 weeks ago
• nrot / WaveGen
  ☆11Updated 2 years ago
• fpgacademy / DESim
  ☆43Updated 3 weeks ago
• dee3mon / altium-methodic
  Materials for students
  ☆20Updated 7 months ago