Alternatives and similar repositories for cmurphi

Users that are interested in cmurphi are comparing it to the libraries listed below

• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 weeks ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆78Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆24Updated 3 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• theoxo / coherence
  MSI cache coherence protocol written/verified in Murphi
  ☆8Updated 7 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• iscas-tis / CHA
  ☆19Updated last year
• amahzoon / genmul
  ☆16Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆106Updated 2 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆84Updated 4 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated last year