RW999creator / GPP-PIMLinks
☆10Updated last year
Alternatives and similar repositories for GPP-PIM
Users that are interested in GPP-PIM are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆51Updated 2 weeks ago
- ☆18Updated last year
- Attentionlego☆12Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- ☆73Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 9 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆49Updated 3 months ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago
- ☆14Updated 2 years ago
- ☆58Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆22Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing