RW999creator / GPP-PIMLinks
☆11Updated 11 months ago
Alternatives and similar repositories for GPP-PIM
Users that are interested in GPP-PIM are comparing it to the libraries listed below
Sorting:
- Collection of kernel accelerators optimised for LLM execution☆21Updated 5 months ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- ☆18Updated last year
- A co-design architecture on sparse attention☆51Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- Attentionlego☆12Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆44Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆11Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆63Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 6 months ago
- ☆56Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- ☆43Updated last month
- ☆35Updated 5 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated 3 weeks ago
- ☆31Updated 4 years ago
- ☆70Updated 7 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆79Updated 3 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆20Updated last year