sifive / Kami
Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bluespec. It is actually a complete rewrite of an older version from MIT
☆197Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Kami
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- RISC-V Specification in Coq☆109Updated 3 months ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- Haskell library for hardware description☆98Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆66Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- ☆21Updated 9 years ago
- A generic test bench written in Bluespec☆45Updated 3 years ago
- Lem semantic definition language☆130Updated 8 months ago
- A work-in-progress language and compiler for verified low-level programming☆296Updated last week
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A Library for Representing Recursive and Impure Programs in Coq☆204Updated last month
- ☆41Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 3 weeks ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆24Updated 9 months ago