sifive / Kami
Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bluespec. It is actually a complete rewrite of an older version from MIT
☆197Updated 4 years ago
Related projects: ⓘ
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆141Updated 6 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆96Updated 4 years ago
- A core language for rule-based hardware design 🦑☆138Updated this week
- RISC-V Specification in Coq☆108Updated last month
- Haskell library for hardware description☆98Updated 2 weeks ago
- Galois RISC-V ISA Formal Tools☆56Updated 8 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆128Updated 2 months ago
- Verilog development and verification project for HOL4☆23Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆62Updated last year
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A generic test bench written in Bluespec☆43Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆86Updated 2 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- ☆21Updated 9 years ago
- CHERI-RISC-V model written in Sail☆55Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model