project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆128Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last month
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- Verilog development and verification project for HOL4☆27Updated 8 months ago
- RISC-V Specification in Coq☆116Updated 3 months ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A core language for rule-based hardware design 🦑☆166Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 2 weeks ago
- ☆21Updated 10 years ago
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆153Updated 6 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- A generic test bench written in Bluespec☆56Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- Verifying OpenTitan☆28Updated 2 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆115Updated 9 months ago
- Haskell library for hardware description☆106Updated 4 months ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- Lem semantic definition language☆150Updated 9 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- Libraries useful for Dafny programs☆45Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆100Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆34Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated last month
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago