project-oak / silveroak
Formal specification and verification of hardware, especially for security and privacy.
☆124Updated 2 years ago
Alternatives and similar repositories for silveroak:
Users that are interested in silveroak are comparing it to the libraries listed below
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆63Updated this week
- Pono: A flexible and extensible SMT-based model checker☆89Updated this week
- Verifying OpenTitan☆23Updated last year
- A minimal development of SSA theory☆108Updated this week
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Coq library for tactics, basic definitions, sets, maps☆42Updated last week
- ☆21Updated 9 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 7 months ago
- Haskell library for hardware description☆101Updated 2 months ago
- Lem semantic definition language☆136Updated 2 months ago
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆30Updated this week
- Communication between Coq and SAT/SMT solvers☆158Updated 4 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated this week
- MonoSAT - An SMT solver for Monotonic Theories☆111Updated last year
- Gallina to Bedrock2 compilation toolkit☆52Updated this week
- A model checker for infinite-state systems.☆70Updated last month
- A RiscV processor implementing the RV32I instruction set written in Clash☆52Updated 6 years ago
- CHERI-RISC-V model written in Sail☆57Updated last week
- Libraries useful for Dafny programs☆43Updated last month
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 3 years ago