project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆126Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆168Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆157Updated 2 weeks ago
- Galois RISC-V ISA Formal Tools☆60Updated 4 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- A core language for rule-based hardware design 🦑☆159Updated last month
- RISC-V Specification in Coq☆116Updated 2 weeks ago
- Verilog development and verification project for HOL4☆27Updated 3 months ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆74Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆105Updated last week
- ☆21Updated 10 years ago
- Haskell library for hardware description☆104Updated last month
- UCLID5: formal modeling, verification, and synthesis of computational systems☆147Updated 3 weeks ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆57Updated 3 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 4 months ago
- CHERI-RISC-V model written in Sail☆62Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- Verifying OpenTitan☆26Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- CAQE is a solver for quantified Boolean formulas☆34Updated 2 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- SRI LibPoly is a C library for manipulating polynomials☆51Updated last month
- Gallina to Bedrock2 compilation toolkit☆58Updated 2 weeks ago
- embedding MLIR in LEAN☆47Updated last year
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆31Updated 2 weeks ago
- ☆40Updated 3 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Definition of the Viper intermediate verification language.☆88Updated last week