project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆128Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated last month
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- RISC-V Specification in Coq☆116Updated 2 months ago
- A core language for rule-based hardware design 🦑☆166Updated last week
- Verilog development and verification project for HOL4☆27Updated 7 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 3 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- ☆21Updated 10 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated 2 weeks ago
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- Haskell library for hardware description☆105Updated 4 months ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆152Updated 5 months ago
- Verifying OpenTitan☆27Updated 2 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆115Updated 9 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆76Updated 3 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- BTOR2 MLIR project☆26Updated last year
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- Gallina to Bedrock2 compilation toolkit☆65Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆98Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago