project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆126Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 2 months ago
- Galois RISC-V ISA Formal Tools☆60Updated last month
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A core language for rule-based hardware design 🦑☆161Updated 3 months ago
- RISC-V Specification in Coq☆116Updated last month
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- CHERI-RISC-V model written in Sail☆64Updated 2 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- Haskell library for hardware description☆104Updated last month
- ☆21Updated 10 years ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆57Updated 3 years ago
- A generic test bench written in Bluespec☆55Updated 4 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 6 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- UCLID5: formal modeling, verification, and synthesis of computational systems☆149Updated 2 months ago
- Libraries useful for Dafny programs☆45Updated last month
- Gallina to Bedrock2 compilation toolkit☆60Updated this week
- Verifying OpenTitan☆27Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆85Updated this week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆60Updated 10 years ago
- BTOR2 MLIR project☆26Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 3 weeks ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago