project-oak / silveroak
Formal specification and verification of hardware, especially for security and privacy.
☆126Updated 2 years ago
Alternatives and similar repositories for silveroak:
Users that are interested in silveroak are comparing it to the libraries listed below
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- RISC-V Specification in Coq☆114Updated 3 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆152Updated 7 months ago
- Galois RISC-V ISA Formal Tools☆58Updated last month
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- Verilog development and verification project for HOL4☆26Updated last week
- A core language for rule-based hardware design 🦑☆150Updated 6 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆101Updated this week
- CHERI-RISC-V model written in Sail☆58Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- Haskell library for hardware description☆103Updated 5 months ago
- Libraries useful for Dafny programs☆43Updated this week
- ☆21Updated 9 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆91Updated 10 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆79Updated last month
- Coq library for tactics, basic definitions, sets, maps☆47Updated last month
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆55Updated 3 years ago
- Communication between Coq and SAT/SMT solvers☆158Updated 7 months ago
- embedding MLIR in LEAN☆47Updated 10 months ago
- MonoSAT - An SMT solver for Monotonic Theories☆112Updated last month
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆30Updated last week
- Verifying OpenTitan☆25Updated last year
- Gallina to Bedrock2 compilation toolkit☆53Updated 3 weeks ago
- Lem semantic definition language☆139Updated last month
- Time-sensitive affine types for predictable hardware generation☆143Updated 9 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago