project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆126Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated 2 weeks ago
- RISC-V Specification in Coq☆115Updated 5 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- A core language for rule-based hardware design 🦑☆156Updated last month
- Verilog development and verification project for HOL4☆26Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- ☆21Updated 9 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆57Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- CHERI-RISC-V model written in Sail☆60Updated 3 weeks ago
- SRI LibPoly is a C library for manipulating polynomials☆51Updated 3 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 5 years ago
- Haskell library for hardware description☆104Updated last month
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- embedding MLIR in LEAN☆47Updated last year
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 3 months ago
- Gallina to Bedrock2 compilation toolkit☆57Updated last week
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Coq library for verified low-level programming☆60Updated 8 years ago
- Coq library for tactics, basic definitions, sets, maps☆49Updated 3 weeks ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆145Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- CN separation logic refinement type system for C☆23Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆31Updated this week
- Libraries useful for Dafny programs☆45Updated 2 months ago