project-oak / silveroakLinks
Formal specification and verification of hardware, especially for security and privacy.
☆127Updated 3 years ago
Alternatives and similar repositories for silveroak
Users that are interested in silveroak are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 weeks ago
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- RISC-V Specification in Coq☆116Updated last month
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A core language for rule-based hardware design 🦑☆164Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated 2 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- CHERI-RISC-V model written in Sail☆65Updated 4 months ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last week
- Pono: A flexible and extensible SMT-based model checker☆115Updated 2 weeks ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆151Updated 4 months ago
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 7 months ago
- A generic test bench written in Bluespec☆56Updated 4 years ago
- Haskell library for hardware description☆104Updated 2 months ago
- ☆21Updated 10 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Updated 9 months ago
- Verifying OpenTitan☆27Updated 2 years ago
- ☆40Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 months ago
- embedding MLIR in LEAN☆48Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆54Updated 7 years ago
- Libraries useful for Dafny programs☆45Updated 2 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆62Updated 10 years ago
- Gallina to Bedrock2 compilation toolkit☆64Updated last week