project-oak / silveroak
Formal specification and verification of hardware, especially for security and privacy.
☆123Updated 2 years ago
Alternatives and similar repositories for silveroak:
Users that are interested in silveroak are comparing it to the libraries listed below
- A formal semantics of the RISC-V ISA in Haskell☆160Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆145Updated 3 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- RISC-V Specification in Coq☆111Updated 5 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆55Updated last year
- Verilog development and verification project for HOL4☆24Updated 2 months ago
- A core language for rule-based hardware design 🦑☆146Updated 3 months ago
- Verifying OpenTitan☆23Updated last year
- Pono: A flexible and extensible SMT-based model checker☆87Updated 2 months ago
- Lem semantic definition language☆134Updated last month
- Communication between Coq and SAT/SMT solvers☆157Updated 3 months ago
- A model checker for infinite-state systems.☆70Updated 3 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A minimal development of SSA theory☆105Updated this week
- The source code to the Voss II Hardware Verification Suite☆53Updated 4 months ago
- MonoSAT - An SMT solver for Monotonic Theories☆109Updated last year
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 6 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆62Updated this week
- Lecture material for DeepSpec Summer School 2018☆68Updated 6 years ago
- CHERI-RISC-V model written in Sail☆56Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆73Updated 3 months ago
- Haskell library for hardware description☆101Updated last month
- A work-in-progress language and compiler for verified low-level programming☆300Updated last week
- Yet another plugin tutorial, this time as an exercise for 598☆38Updated last year
- Coq library for verified low-level programming☆57Updated 7 years ago
- ☆21Updated 9 years ago
- embedding MLIR in LEAN☆47Updated 7 months ago