ucb-bar / SuperNoVALinks
su su su supernova
☆24Updated last year
Alternatives and similar repositories for SuperNoVA
Users that are interested in SuperNoVA are comparing it to the libraries listed below
Sorting:
- FPGA Hardware Implementation for SLAM☆78Updated last year
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Updated 2 years ago
- ☆14Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 10 months ago
- A version of XRBench-MAESTRO used for MLSys 2023 publication☆27Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆47Updated last year
- ☆13Updated 2 years ago
- ☆71Updated 5 years ago
- ☆80Updated this week
- PIMeval simulator and PIMbench suite☆42Updated last month
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Updated last year
- ☆25Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 5 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆12Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆52Updated 5 months ago
- ☆24Updated 2 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Updated 2 months ago
- ☆16Updated 10 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated last week
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆28Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆32Updated 2 years ago