ikwzm / uiomem
uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.
☆12Updated last month
Alternatives and similar repositories for uiomem:
Users that are interested in uiomem are comparing it to the libraries listed below
- Linux UIO Driver for AXI DMA☆14Updated 6 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆40Updated 5 months ago
- ☆17Updated last year
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- ☆21Updated 5 months ago
- bootgen source code☆42Updated 5 months ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated 5 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆89Updated 2 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 3 weeks ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆58Updated last year
- Verilog PCI express components☆22Updated last year
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆45Updated last year
- ☆21Updated last year
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆18Updated 9 years ago
- Linux Driver for the Zynq FPGA DMA engine☆88Updated 10 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆58Updated 2 weeks ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆79Updated 10 years ago
- ☆22Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆54Updated 2 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆27Updated 6 months ago
- Simple, zero-copy DMA to/from userspace.☆78Updated last year
- Share JTAG chain within RISCV core and Xilinx FPGA.☆9Updated 5 years ago
- ☆21Updated 6 years ago