ikwzm / uiomem
uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.
☆12Updated last year
Alternatives and similar repositories for uiomem:
Users that are interested in uiomem are comparing it to the libraries listed below
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆39Updated 3 months ago
- Linux UIO Driver for AXI DMA☆13Updated 6 years ago
- ☆17Updated last year
- Repo Manifests for the Yocto Project Build System☆31Updated last month
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆58Updated last month
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 7 years ago
- ☆21Updated 3 months ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆78Updated 10 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆88Updated last month
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- bootgen source code☆40Updated 3 months ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆20Updated 7 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆45Updated last year
- ☆43Updated 3 years ago
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 10 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆9Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- ☆66Updated 8 months ago
- ☆28Updated 4 years ago
- Linux Repository for digilent boards☆87Updated 3 months ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated 3 months ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated 3 weeks ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆16Updated 7 months ago
- ☆17Updated 6 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆57Updated 2 weeks ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- Simple, zero-copy DMA to/from userspace.☆78Updated last year
- Implementation of fLaC encoder/decoder for FPGA☆30Updated 6 years ago