IamFlea / AdderCircuitGeneratorLinks
This script generates and analyzes prefix tree adders.
☆39Updated 4 years ago
Alternatives and similar repositories for AdderCircuitGenerator
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
Sorting:
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆17Updated 2 years ago
- ☆19Updated 8 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆29Updated 8 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- CGRA framework with vectorization support.☆42Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Public release☆58Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- Next generation CGRA generator☆118Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- Python wrapper for verilator model☆92Updated last year
- ☆82Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆87Updated last year
- ☆65Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago