IamFlea / AdderCircuitGeneratorLinks
This script generates and analyzes prefix tree adders.
☆38Updated 4 years ago
Alternatives and similar repositories for AdderCircuitGenerator
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- ☆86Updated last year
- ☆81Updated last year
- ☆15Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆19Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- CGRA framework with vectorization support.☆33Updated this week
- DASS HLS Compiler☆29Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆27Updated 7 years ago
- A tool for synthesizing Verilog programs☆95Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆68Updated this week
- Python wrapper for verilator model☆86Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- ☆60Updated 2 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 12 years ago