IamFlea / AdderCircuitGenerator
This script generates and analyzes prefix tree adders.
☆37Updated 4 years ago
Alternatives and similar repositories for AdderCircuitGenerator:
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- ☆18Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆86Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆26Updated 7 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 2 months ago
- Booth encoded Wallace tree multiplier☆17Updated 6 years ago
- BlackParrot on Zynq☆38Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆23Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- ☆15Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆79Updated last year