IamFlea / AdderCircuitGenerator
This script generates and analyzes prefix tree adders.
☆37Updated 3 years ago
Alternatives and similar repositories for AdderCircuitGenerator:
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆30Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- An integrated CGRA design framework☆85Updated 2 months ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 9 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆47Updated 5 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆86Updated 10 months ago
- ☆26Updated 7 years ago
- ☆50Updated 3 years ago
- ☆15Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- SRAM☆21Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- ☆16Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆11Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆29Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆58Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated this week
- A DSL for Systolic Arrays☆78Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- ☆37Updated 6 months ago
- ☆12Updated last month
- ☆77Updated 10 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆28Updated 11 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago