IamFlea / AdderCircuitGenerator
This script generates and analyzes prefix tree adders.
☆37Updated 3 years ago
Alternatives and similar repositories for AdderCircuitGenerator:
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆18Updated 7 years ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- ☆86Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆15Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- ☆26Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago
- ☆15Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A configurable SRAM generator☆47Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- SRAM☆21Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- An integrated CGRA design framework☆87Updated 2 weeks ago
- Modular Multi-ported SRAM-based Memory☆29Updated 4 months ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago