This script generates and analyzes prefix tree adders.
☆39Apr 9, 2021Updated 4 years ago
Alternatives and similar repositories for AdderCircuitGenerator
Users that are interested in AdderCircuitGenerator are comparing it to the libraries listed below
Sorting:
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- Montgomery multiply☆12Mar 21, 2015Updated 10 years ago
- Compare intel and kunpeng cpus, helping people know about Kunpeng, the ARM64 chip.☆13Nov 23, 2020Updated 5 years ago
- It is a copy of the 3D-HEVC HTM software repository on GitHub☆15May 27, 2017Updated 8 years ago
- A stand-alone Android app from Tensorflow TF detect with Yolo V2 coco☆18Feb 28, 2018Updated 8 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 7 years ago
- Linux下使用Grafana+InfluxDB+MongoDB实现爬虫可视化动态监控☆17Dec 1, 2018Updated 7 years ago
- An optimized C implementation of the RSA public key encryption using the Montgomery Multiplication algorithm☆18Jan 16, 2020Updated 6 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- MATLAB implementation of the universal directed information estimators in Jiantao Jiao, Haim H. Permuter, Lei Zhao, Young-Han Kim, and Ts…☆11Apr 2, 2019Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- 通过Intel Media SDK进行硬件编码☆15Jun 19, 2019Updated 6 years ago
- ☆11Sep 29, 2021Updated 4 years ago
- 基于B+树的磁盘索引☆13Aug 20, 2020Updated 5 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- 基于vue+node+express+mongdb的个人博客（1.0版）☆26Dec 9, 2022Updated 3 years ago
- MATLAB repository of characteristic functions☆12Jan 17, 2025Updated last year
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Dec 22, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- ☆17Oct 7, 2025Updated 4 months ago
- 个人博客管理系统(Spring4+Springmvc4+MyBatis3+Bootstrap+EasyUI+oracle) 使用Maven3+Spring4+Springmvc+Mybatis3架构；数据库使用oracle，数据库连接池使用阿里巴巴的Druid； 使用Bo…☆28Jan 11, 2017Updated 9 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- ☆35Apr 3, 2020Updated 5 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆17Aug 27, 2020Updated 5 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- Simple SAT solver with CDCL implemented in Python☆19Jan 5, 2023Updated 3 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A RTSP client that extract h264 video frames☆46Feb 8, 2013Updated 13 years ago