yan-david-1 / Tricks-about-analog-RF-IC-design
☆54Updated 7 months ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design:
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆51Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆145Updated 3 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆26Updated 3 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆46Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆178Updated 6 months ago
- Some useful documents of Synopsys☆62Updated 3 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆118Updated last week
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- Synopsys License patcher☆30Updated 5 months ago
- this repository is vim cfg for verilog.☆43Updated 6 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- ☆57Updated 9 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆106Updated 12 years ago
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆50Updated last year