☆83Jul 3, 2024Updated 2 years ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆110Aug 1, 2026Updated 2 weeks ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆45Mar 2, 2022Updated 4 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 2 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆74Apr 9, 2018Updated 8 years ago
- cadence原理图转visio绘图☆44May 29, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆229Oct 6, 2025Updated 10 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆95Jun 12, 2023Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆229Nov 13, 2024Updated last year
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆303Aug 1, 2026Updated 2 weeks ago
- A 10bit SAR ADC in Sky130☆40Dec 4, 2022Updated 3 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆31Jun 5, 2024Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆30Jan 2, 2021Updated 5 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆53Oct 31, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆28Jul 11, 2026Updated last month
- ☆12May 30, 2019Updated 7 years ago
- 一些关于模拟集成电路设计的相关学习文档☆36Mar 3, 2023Updated 3 years ago
- A MATLAB-based tool to accelerate amplifier design, now support 22nm/40nm/65nm/180nm.☆175Apr 13, 2026Updated 4 months ago
- ethernet or rs232 remote control with various scpi command for different instrument (lecroy oscilloscope, hp/agilent/keysight pulse gener…☆13Jan 3, 2023Updated 3 years ago
- Distributed Audio Array Matlab Toolbox for public viewing and use. For more information, read here: http://vis.uky.edu/distributed-audio-…☆13Mar 6, 2019Updated 7 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 9 months ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- ☆16Oct 31, 2022Updated 3 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 用Kinect2.0读取图像的深度等信息，分割出手部图像。用HOG提取手部图像信息，接着用SVM进行训练。目的是为了识别手势。☆10Jan 8, 2020Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆40Apr 7, 2019Updated 7 years ago
- Silvaco TCAD 学习案例☆100Apr 8, 2023Updated 3 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆46Aug 11, 2026Updated last week
- ☆15Jun 28, 2021Updated 5 years ago