☆84Jul 3, 2024Updated 2 years ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆258Oct 6, 2025Updated last year
- ☆127Aug 1, 2026Updated 3 months ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- A MATLAB-based tool to accelerate amplifier design, now support 22nm/40nm/65nm/180nm.☆183Aug 26, 2026Updated 2 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- 一些关于模拟集成电路设计的相关学习文档☆38Mar 3, 2023Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆74Apr 9, 2018Updated 8 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆247Nov 13, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆326Aug 1, 2026Updated 3 months ago
- cadence原理图转visio绘图☆46May 29, 2026Updated 5 months ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆17Oct 24, 2026Updated 2 weeks ago
- This machine learning-assisted inductor synthesis (MLAIS) demo program is used for efficient on-chip spiral inductor automatic synthesis.☆14Jul 12, 2023Updated 3 years ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- PACOSYT: a Machine Learning based PAssive COmponent SYthesis Tool☆13Feb 1, 2023Updated 3 years ago
- 9-bit SAR in skywater 130 nm☆21Jan 15, 2025Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆1,019Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This project shows the design process of the main blocks of a typical RX frontend system.☆32Jan 2, 2021Updated 5 years ago
- A Python library for communicating with SCPI devices and a helper library for communicating with the Keysight's Smart Bench Essentials☆12Feb 2, 2025Updated last year
- Benchmark circuits for analog defect simulation including P2427 standard validation☆12Jun 24, 2022Updated 4 years ago
- Passive Reduced-Order RC Interconnect Macromodeling Algorithm☆11Jul 5, 2021Updated 5 years ago
- Official implementation of the paper on "Modeling strategies for speech enhancement in the latent space of a neural audio codec", explori…☆18May 12, 2026Updated 5 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆30Updated this week
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆55Oct 31, 2019Updated 7 years ago
- ☆12May 30, 2019Updated 7 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 10 months ago
- Two-stage Dereverberation Algorithm using DNN-supported multi-channel linear filtering and single-channel non-linear post-filtering☆15Jan 10, 2025Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆34Jul 30, 2022Updated 4 years ago
- Attempt at writing a LCMV Beamformer based on Frosts 1972 paper☆11Apr 29, 2016Updated 10 years ago
- Open Source RFIC Inductor and Transformer Layout Generation Toolkit☆26Oct 15, 2026Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆34Jun 5, 2024Updated 2 years ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 5 months ago