Alternatives and similar repositories for Tricks-about-analog-RF-IC-design

Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below

• zlijingtao / Digital-Calibration-of-SAR-ADC
  Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
  ☆62Updated 7 years ago
• Starrynightzyq / Delta-Sigma-Modulator
  Delta-Sigma modulator (DSM) for fractional phase locked loop.
  ☆28Updated 4 years ago
• bmurmann / ADC-survey
  ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
  ☆195Updated 9 months ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆145Updated last week
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆165Updated 6 months ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆73Updated 3 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆67Updated last year
• ColsonZhang / VerilogA-Wave-Generator
  The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…
  ☆50Updated 3 years ago
• muhammadaldacher / Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC
  This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …
  ☆28Updated 6 years ago
• ahmedshahein / DSP-RTL-Lib
  RTL Verilog library for various DSP modules
  ☆88Updated 3 years ago
• DexWen / FFT_Verilog
  FFT implement by verilog_测试验证已通过
  ☆57Updated 8 years ago
• BIGWJZ / VLSI-DSP-Review
  ☆70Updated 4 years ago
• UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
  A 10bit SAR ADC in Sky130
  ☆23Updated 2 years ago
• flyjancy / CortexM0_SoC
  Cortex M0 based SoC
  ☆73Updated 3 years ago
• VenciFreeman / FFT_ChipDesign
  A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
  ☆64Updated 9 months ago
• abdelazeem201 / Cadence-RTL-to-GDSII-Flow
  In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.
  ☆62Updated last year
• suisuisi / basic_systemverilog
  Must-have verilog systemverilog modules
  ☆36Updated 3 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆69Updated 10 months ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆71Updated 2 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆138Updated this week
• filipamator / adpll
  All digital PLL
  ☆28Updated 7 years ago
• hxfycy / 1024-point-fft
  Radix-4 1024 point fft in verilog
  ☆10Updated 5 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 5 years ago
• Samaksh36 / Cadence_VLSI-Design-Flow
  RTL to GDS via Cadence Tools
  ☆11Updated 3 years ago
• acoimbramendes / uart_RTL_to_GDSII
  Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.
  ☆10Updated 4 years ago
• C-Aniruddh / 8bit_sar_adc
  Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC
  ☆25Updated 6 years ago
• Istzqy / CIC-Filter
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆12Updated last year
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆119Updated 6 years ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆51Updated last year
• flyjancy / CortexM0_SoC_Task
  Step by step tutorial for building CortexM0 SoC
  ☆38Updated 3 years ago