yan-david-1 / Tricks-about-analog-RF-IC-design
☆59Updated 10 months ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
Sorting:
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆61Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆159Updated 6 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆193Updated 9 months ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆49Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆27Updated 6 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 9 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆25Updated last year
- UVM实战随书源码☆49Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- ☆144Updated 2 weeks ago
- AXI总线连接器☆97Updated 5 years ago
- ☆32Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆114Updated 6 years ago
- this repository is vim cfg for verilog.☆47Updated 9 months ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆49Updated 9 months ago
- ☆73Updated 2 weeks ago