yan-david-1 / Tricks-about-analog-RF-IC-design
☆57Updated 9 months ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design:
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
- Some useful documents of Synopsys☆70Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆60Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆158Updated 5 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆49Updated 3 years ago
- ☆144Updated 2 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 6 years ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆193Updated 8 months ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆136Updated last month
- UVM实战随书源码☆49Updated 6 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆23Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 8 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- 数字IC秋招项目、手撕代码☆34Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- ☆61Updated 9 years ago
- A collection of license features from a varity of EDA vendors☆51Updated last year
- AXI总线连接器☆97Updated 5 years ago
- ☆21Updated last year
- ☆23Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆105Updated 6 years ago
- All digital PLL☆28Updated 7 years ago