yan-david-1 / Tricks-about-analog-RF-IC-design
☆48Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for Tricks-about-analog-RF-IC-design
- Some useful documents of Synopsys☆49Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- ☆12Updated 10 months ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆46Updated 6 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆42Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- ☆19Updated 10 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆166Updated 3 months ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- ☆137Updated 2 weeks ago
- Cortex M0 based SoC☆70Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- Pipeline FFT Implementation in Verilog HDL☆86Updated 5 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- APB to I2C☆40Updated 10 years ago
- commit rtl and build cosim env☆35Updated 7 months ago
- 数字IC秋招项目、手撕代码☆33Updated 7 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- ☆26Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- AXI总线连接器☆91Updated 4 years ago
- ☆52Updated 8 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago