yan-david-1 / Tricks-about-analog-RF-IC-designLinks
☆65Updated last year
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
Sorting:
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- ☆149Updated last month
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆216Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆179Updated 11 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆53Updated 3 years ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆65Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆77Updated 2 months ago
- ☆73Updated last month
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆74Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago
- ☆69Updated 9 years ago
- 在vscode上的数字设计开发插件☆389Updated 2 years ago
- UVM实战随书源码☆55Updated 6 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆43Updated last year
- Vivado诸多IP，包括图像处理等☆232Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆136Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆77Updated 3 years ago