yan-david-1 / Tricks-about-analog-RF-IC-designLinks
☆71Updated last year
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
Sorting:
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆236Updated 3 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- ☆153Updated 2 weeks ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- Some useful documents of Synopsys☆92Updated 4 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- A collection of license features from a varity of EDA vendors☆79Updated 4 months ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 12 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆151Updated 6 years ago
- Vivado诸多IP，包括图像处理等☆233Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆52Updated last year
- AXI总线连接器☆105Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆54Updated this week
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆73Updated 9 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆171Updated 2 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- ☆81Updated 2 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- ☆76Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆213Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆63Updated last year