☆77Jul 3, 2024Updated last year
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆99Nov 30, 2025Updated 4 months ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆43Mar 2, 2022Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 8 years ago
- A 10bit SAR ADC in Sky130☆35Dec 4, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆271Mar 16, 2026Updated last month
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆85Jun 12, 2023Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆208Nov 13, 2024Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- Silvaco TCAD 学习案例☆87Apr 8, 2023Updated 3 years ago
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆23Mar 15, 2026Updated last month
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 一些关于模拟集成电路设计的相关学习文档☆34Mar 3, 2023Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆198Oct 6, 2025Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 2 years ago
- ethernet or rs232 remote control with various scpi command for different instrument (lecroy oscilloscope, hp/agilent/keysight pulse gener…☆13Jan 3, 2023Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Dec 11, 2023Updated 2 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆138Apr 12, 2026Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆61Updated this week
- ☆15Jul 14, 2024Updated last year
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆38Mar 22, 2026Updated 3 weeks ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆20Apr 20, 2019Updated 6 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 5 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆12Sep 30, 2022Updated 3 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Mar 30, 2026Updated 2 weeks ago