yan-david-1 / Tricks-about-analog-RF-IC-designLinks
☆61Updated 11 months ago
Alternatives and similar repositories for Tricks-about-analog-RF-IC-design
Users that are interested in Tricks-about-analog-RF-IC-design are comparing it to the libraries listed below
Sorting:
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆167Updated 7 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆51Updated 3 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆196Updated 2 weeks ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆29Updated 6 years ago
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- ☆70Updated 4 years ago
- Python library for SerDes modelling☆70Updated 11 months ago
- AXI总线连接器☆99Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆146Updated 3 weeks ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆30Updated last year
- ☆65Updated 9 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- All digital PLL☆28Updated 7 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- ☆44Updated last month
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- verilog☆21Updated 2 years ago