This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆20Aug 18, 2025Updated 11 months ago
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated 11 months ago
- ☆40Jan 7, 2022Updated 4 years ago
- bil verification tool☆12Jun 30, 2022Updated 4 years ago
- A simple command line utility to quickly load and unload Windows drivers☆19Jul 2, 2022Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- Collection of images and examples to use with Shoggoth.☆19Aug 24, 2020Updated 5 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated last year
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- plugin for storing and using snippets of useful Binja script☆29Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆26Feb 15, 2025Updated last year
- Command line language server protocol client (LSPC)☆11Jul 31, 2018Updated 7 years ago
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆21Jan 13, 2025Updated last year
- Website!☆11Aug 29, 2020Updated 5 years ago
- Sled System Emulator☆28Jun 18, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- The LATENTPACKET network infrastructure platform☆30May 31, 2025Updated last year
- ☆15Sep 14, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 10 months ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Updates DWARF debug sections and ELF symbols with info obtained through disassembly☆30Jul 9, 2024Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆11Feb 28, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 7 years ago
- Interactive assembly mode for emacs☆15Oct 23, 2017Updated 8 years ago
- M1 bare metal project in Rust☆36Sep 1, 2022Updated 3 years ago
- Schematics, Gerbers, Bill of materials☆12Dec 3, 2015Updated 10 years ago
- Github Action to run Dockle and report in workflows, pipeline and PR's☆15Updated this week
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- Modal-like structural editing☆12Nov 22, 2023Updated 2 years ago