intel / libaji_clientLinks
This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆19Updated 10 months ago
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Updated 10 months ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- PCIe analyzer experiments☆53Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 5 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- An FPGA reverse engineering and documentation project☆47Updated last week
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Project Trellis database☆13Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Yet Another VHDL tool☆31Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 5 years ago