intel / libaji_clientLinks
This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆19Updated last year
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- SD/MMC Analyzer for Saleae Logic☆37Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Waveform Generator☆11Updated 3 years ago
- JTAG reverse engineering software for FTDI compatible cables☆53Updated 10 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- PCIe analyzer experiments☆61Updated 5 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- LiteX LUNA USB stack integration☆14Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Jtag parsing scripts☆11Updated last year
- ice40 USB Analyzer☆58Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- ☆53Updated 3 years ago
- Gateware for USB2Sniffer☆30Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 5 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- ☆44Updated 5 months ago