intel / libaji_client
This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆19Updated last month
Related projects: ⓘ
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆11Updated last month
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Side channel communication test within an FPGA☆11Updated 4 years ago
- PCIe analyzer experiments☆43Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆29Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- JTAG Hardware Abstraction Library☆36Updated 10 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆26Updated 4 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆26Updated last week
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- Waveform Generator☆11Updated 2 years ago
- LiteX LUNA USB stack integration☆12Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆21Updated this week
- Small footprint and configurable SPI core☆38Updated this week
- Exploring gate level simulation☆55Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 4 years ago
- IP submodules, formatted for easier CI integration☆27Updated 9 months ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- Experiments with Yosys cxxrtl backend☆46Updated 8 months ago
- simple sdram controller☆17Updated 3 years ago
- Chisel NVMe controller☆13Updated last year
- Yet Another VHDL tool☆31Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆51Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆24Updated last year
- 妖刀夢渡☆55Updated 5 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month