This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆20Aug 18, 2025Updated last year
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- ☆41Jan 7, 2022Updated 4 years ago
- bil verification tool☆12Jun 30, 2022Updated 4 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- LZBITMAP compression library☆59Jan 18, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 11 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Tool for managing Image4 files.☆21May 10, 2024Updated 2 years ago
- plugin for storing and using snippets of useful Binja script☆31Aug 18, 2026Updated last month
- Command line language server protocol client (LSPC)☆11Jul 31, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Website!☆11Aug 29, 2020Updated 6 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Sled System Emulator☆28Sep 23, 2026Updated 2 weeks ago
- The LATENTPACKET network infrastructure platform☆30May 31, 2025Updated last year
- ☆16Sep 14, 2020Updated 6 years ago
- Python + OpenCV Samples☆10Aug 22, 2014Updated 12 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Updates DWARF debug sections and ELF symbols with info obtained through disassembly☆30Jul 9, 2024Updated 2 years ago
- How to use LLVM passes☆38May 25, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆11Feb 28, 2017Updated 9 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 7 years ago
- Schematics, Gerbers, Bill of materials☆12Dec 3, 2015Updated 10 years ago
- Github Action to run Dockle and report in workflows, pipeline and PR's☆15Updated this week
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆21Jan 13, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- Modal-like structural editing☆12Nov 22, 2023Updated 2 years ago
- ☆15Jun 24, 2022Updated 4 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Feb 28, 2026Updated 7 months ago
- JTAG Hardware Abstraction Library☆38Oct 23, 2023Updated 2 years ago
- Linux kernel source tree of developing SMDK kernel for CXL Memory☆10Oct 26, 2023Updated 2 years ago