intel / libaji_clientLinks
This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆20Updated 4 months ago
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Updated 4 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- JTAG Hardware Abstraction Library☆37Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- Waveform Generator☆11Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- JTAG reverse engineering software for FTDI compatible cables☆54Updated 11 years ago
- 妖刀夢渡☆63Updated 6 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 2 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- ☆53Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆44Updated 9 months ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- LiteX LUNA USB stack integration☆14Updated 3 years ago