Alternatives and similar repositories for libaji_client

Users that are interested in libaji_client are comparing it to the libraries listed below

• intel / aji_openocd
  A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…
  ☆13Updated 5 months ago
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆21Updated 2 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆32Updated 5 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆37Updated 2 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Updated 4 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆30Updated 5 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆64Updated 5 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆31Updated 4 months ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 5 years ago
• Misaka0x2730 / MioLink
  ARM JTAG/SWD debugger (BlackMagic port) based on RP2040.
  ☆16Updated 2 months ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 7 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆18Updated 2 years ago
• grayresearch / s4ga
  a small simple slow serial FPGA core
  ☆16Updated 4 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 10 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆39Updated 2 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆54Updated 11 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆28Updated 2 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆20Updated last year
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 3 years ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 4 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆43Updated 6 years ago
• airbus-seclab / sdmmc-analyzer
  SD/MMC Analyzer for Saleae Logic
  ☆39Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago