This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆20Aug 18, 2025Updated last year
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- ☆40Jan 7, 2022Updated 4 years ago
- bil verification tool☆12Jun 30, 2022Updated 4 years ago
- A simple command line utility to quickly load and unload Windows drivers☆19Jul 2, 2022Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- View and edit files in hexadecimal or in ASCII☆10Jun 25, 2020Updated 6 years ago
- Collection of images and examples to use with Shoggoth.☆19Aug 24, 2020Updated 6 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated last year
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 10 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Sled System Emulator☆28Jun 18, 2026Updated 2 months ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 5 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- The LATENTPACKET network infrastructure platform☆30May 31, 2025Updated last year
- ☆15Sep 14, 2020Updated 5 years ago
- Python + OpenCV Samples☆10Aug 22, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Updates DWARF debug sections and ELF symbols with info obtained through disassembly☆30Jul 9, 2024Updated 2 years ago
- How to use LLVM passes☆38May 25, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 7 years ago
- M1 bare metal project in Rust☆37Sep 1, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆42Dec 11, 2025Updated 8 months ago
- Schematics, Gerbers, Bill of materials☆12Dec 3, 2015Updated 10 years ago
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆21Jan 13, 2025Updated last year
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- ☆17Jul 4, 2020Updated 6 years ago
- Modal-like structural editing☆12Nov 22, 2023Updated 2 years ago
- ☆15Jun 24, 2022Updated 4 years ago