intel / libaji_clientLinks
This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced JTAG Interface (AJI). See src/h/aji.h for available API.
☆20Updated 5 months ago
Alternatives and similar repositories for libaji_client
Users that are interested in libaji_client are comparing it to the libraries listed below
Sorting:
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Updated 5 months ago
- JTAG Hardware Abstraction Library☆37Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆32Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 4 years ago
- Waveform Generator☆11Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- JTAG reverse engineering software for FTDI compatible cables☆54Updated 11 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- SD/MMC Analyzer for Saleae Logic☆39Updated last year
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- PCIe analyzer experiments☆64Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- 妖刀夢渡☆63Updated 6 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Updated 3 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated last year
- 360nosc0pe Yocto build environment☆12Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- Verilog Language Extension for Visual Studio☆20Updated 3 weeks ago
- Exploring gate level simulation☆58Updated 9 months ago
- ☆44Updated 10 months ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago