wataru030-XIAOHEI / My-RISCV64-CORE-writing
一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for My-RISCV64-CORE-writing
- ☆76Updated 2 months ago
- ☆52Updated last year
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- 一生一芯CPU/目前做到总线之前/主要考虑ASIC DV☆12Updated this week
- Collect some IC textbooks for learning.☆102Updated 2 years ago
- ☆62Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆115Updated last month
- ☆60Updated 3 months ago
- AXI协议规范中文翻译版☆131Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆54Updated 2 years ago
- 一生一芯项目☆11Updated last year
- ☆36Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- ☆63Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆43Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- ☆20Updated 11 months ago
- Open IP in Hardware Description Language.☆16Updated last year
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆102Updated 11 years ago
- commit rtl and build cosim env☆35Updated 7 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆67Updated 2 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆48Updated 8 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆68Updated 3 months ago