leesum1 / ysyxLinks
一生一芯项目
☆13Updated last year
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- ☆66Updated 9 months ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 8 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆66Updated 2 years ago
- ☆64Updated last month
- ☆64Updated 2 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- Open IP in Hardware Description Language.☆23Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆42Updated 3 years ago
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆158Updated last month
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- ☆18Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆21Updated last year
- A framework for ysyx flow☆11Updated 7 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago