leesum1 / ysyxLinks
一生一芯项目
☆16Updated last year
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆122Updated last year
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- ☆199Updated 4 months ago
- ☆88Updated 3 weeks ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 5 months ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- AXI总线连接器☆104Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- ☆83Updated 6 months ago
- ☆70Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- ☆67Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 2 years ago
- ☆69Updated 9 years ago
- A framework for ysyx flow☆12Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- ☆44Updated 3 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- commit rtl and build cosim env☆36Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago