leesum1 / ysyx
一生一芯项目
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ysyx
- 一生一芯CPU/目前做到总线之前/主要考虑ASIC DV☆12Updated this week
- ☆76Updated 2 months ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- ☆62Updated 3 months ago
- ☆52Updated last year
- ☆60Updated 3 months ago
- ☆20Updated 11 months ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- ☆63Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- ☆36Updated 2 years ago
- ☆43Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- AXI总线连接器☆91Updated 4 years ago
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- Open IP in Hardware Description Language.☆17Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- commit rtl and build cosim env☆35Updated 7 months ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆67Updated 2 years ago
- ☆119Updated 2 months ago