leesum1 / ysyxLinks
一生一芯项目
☆16Updated last year
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆122Updated last year
- ☆87Updated this week
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 4 months ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- ☆195Updated 3 months ago
- ☆70Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- ☆83Updated 5 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆67Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆21Updated last year
- riscv指令集,单周期以及五级流水线CPU☆84Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- ☆149Updated 3 weeks ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆98Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 2 weeks ago
- AXI总线连接器☆104Updated 5 years ago
- commit rtl and build cosim env☆36Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆15Updated 5 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- Some useful documents of Synopsys☆86Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- ☆44Updated 3 years ago
- A simple RISC-V CPU written in Verilog.☆66Updated last year