一生一芯项目
☆18Oct 28, 2023Updated 2 years ago
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆22Jan 13, 2025Updated last year
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆15Sep 11, 2024Updated last year
- ☆72Apr 23, 2023Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- 抄nemu的同学点个star好嘛☆155Jul 20, 2016Updated 9 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆16Oct 2, 2024Updated last year
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- Complete NEMU based on RISC-V instruction set☆15Apr 10, 2024Updated last year
- ☆71Aug 30, 2022Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- TDL-SDK samples for SDK V1 Duo(CV180X)☆14Feb 6, 2024Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Sample project with ssd1306 and MAX30102☆14Dec 29, 2022Updated 3 years ago
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Aug 20, 2017Updated 8 years ago
- Gigabit Ethernet UDP communication driver☆80Jul 26, 2019Updated 6 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- ☆21Apr 8, 2025Updated 11 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- This repository contains the code and dataset for activity recognition using mmWave radar sensors. The dataset was collected in two diffe…☆22Jun 16, 2023Updated 2 years ago
- This repository is the open source code for our latest feasibility work: "Human Anomalous Gait Termination Recognition Via Through-the-Wa…☆24Jun 4, 2025Updated 9 months ago
- ☆21Mar 18, 2022Updated 3 years ago
- AWR1443 mmWave Demo 源码分析☆18Mar 3, 2018Updated 8 years ago
- ☆93Nov 12, 2025Updated 3 months ago
- ☆22Nov 25, 2023Updated 2 years ago
- Posit Arithmetic Cores generated with FloPoCo☆28Jun 25, 2024Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆30Nov 30, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month