☆18May 1, 2024Updated 2 years ago
Alternatives and similar repositories for CoMN
Users that are interested in CoMN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆72Oct 5, 2026Updated 3 weeks ago
- ☆11Sep 7, 2023Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆82Mar 9, 2025Updated last year
- ☆77Feb 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated last year
- ☆13Oct 11, 2024Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- ☆64Feb 29, 2024Updated 2 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆28Jun 12, 2025Updated last year
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 8 years ago
- PyTorch Implementation of Online Training of Spiking Recurrent Neural Networks with Phase-Change Memory Synapses☆20Sep 25, 2021Updated 5 years ago
- ☆35Jun 7, 2021Updated 5 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ReRAM implementation on CNN☆18Dec 30, 2018Updated 7 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆23Jun 12, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- ☆14Apr 6, 2025Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆72Apr 12, 2024Updated 2 years ago
- ☆74Jan 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of research papers on SRAM-based compute-in-memory architectures.☆34Nov 2, 2023Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆22Oct 19, 2026Updated 2 weeks ago
- A scalable FeFET compact model☆30Apr 21, 2022Updated 4 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆30Sep 9, 2025Updated last year
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆30Dec 18, 2024Updated last year
- ☆29Jan 16, 2026Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆33May 12, 2023Updated 3 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Mar 1, 2024Updated 2 years ago
- Basic PCells, DRC, LVS, XSection for Sky130A technology☆11Jun 10, 2024Updated 2 years ago
- zGlue Chiplet Info Exchange Format (ZEF)☆12Sep 16, 2021Updated 5 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 7 years ago
- SystemC-Based Simulator for Early Exploration of Networks On-Chip☆13Oct 25, 2019Updated 7 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆34Jul 29, 2020Updated 6 years ago