booniebears / CoMNLinks
☆18Updated last year
Alternatives and similar repositories for CoMN
Users that are interested in CoMN are comparing it to the libraries listed below
Sorting:
- a Computing In Memory emULATOR framework☆15Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 11 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆26Updated 2 months ago
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆10Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Updated last year
- Attentionlego☆12Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 6 months ago
- ☆19Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- Network on chip based neural network accelerator☆10Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆27Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆42Updated 6 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Updated last year
- Model LLM inference on single-core dataflow accelerators☆18Updated last month