中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
☆30May 30, 2020Updated 5 years ago
Alternatives and similar repositories for UCAS-Advanced-Computer-Architecture-OpenROAD-flow
Users that are interested in UCAS-Advanced-Computer-Architecture-OpenROAD-flow are comparing it to the libraries listed below
Sorting:
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- 国科大部分课程期末复习资料☆18Oct 31, 2022Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- 中国科学院大学（国科大）研一课程☆18May 24, 2023Updated 2 years ago
- 中国科学院大学2022秋季学期智能计算系统实验-陈云霁☆11Jan 3, 2023Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- 国科大计算机相关课程资料(2021-2022学年)☆38Jun 12, 2022Updated 3 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated 2 weeks ago
- UCAS-2022秋季学期计算机算法设计与分析(刘玉贵老师)课程资料总结☆25Dec 29, 2022Updated 3 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆53Aug 5, 2018Updated 7 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- 国科大《智能计算系统》课程实验☆25May 12, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆58Mar 11, 2018Updated 7 years ago
- 国科大高等数字集成电路分析与设计课程2022fall☆31Dec 13, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆37Feb 27, 2026Updated last week
- Some common CUDA kernel implementations (Not the fastest).☆29Dec 5, 2025Updated 3 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆15May 21, 2022Updated 3 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆34Jul 17, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- 校园网深澜认证Python 脚本，支持Docker 旨在方便同学们的日常使用。默认国科大UCAS，其他学校也可以使用。☆78Feb 21, 2024Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- ☆84May 26, 2025Updated 9 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- ☆32Aug 24, 2022Updated 3 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last week
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Zircon CPU in 2024☆11Nov 21, 2025Updated 3 months ago
- CUDA GPU implementation of GMRES iterative Solver☆10Apr 16, 2012Updated 13 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago