nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flowLinks
中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程
☆29Updated 5 years ago
Alternatives and similar repositories for UCAS-Advanced-Computer-Architecture-OpenROAD-flow
Users that are interested in UCAS-Advanced-Computer-Architecture-OpenROAD-flow are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆22Updated 7 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- all kind of notes, I maybe sort this in the future☆13Updated 6 months ago
- ☆93Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- ☆68Updated 2 years ago
- ☆86Updated 3 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 4 months ago
- ☆77Updated 3 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- RTL generator for SpGEMM☆12Updated 4 years ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆85Updated 3 months ago
- ☆22Updated 2 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- Pick your favorite language to verify your chip.☆60Updated this week
- ☆66Updated last year
- ☆18Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- data preprocessing scripts for gem5 output☆19Updated 2 months ago
- ☆63Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆60Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago