中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
☆30May 30, 2020Updated 6 years ago
Alternatives and similar repositories for UCAS-Advanced-Computer-Architecture-OpenROAD-flow
Users that are interested in UCAS-Advanced-Computer-Architecture-OpenROAD-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 国科大部分课程期末复习资料☆19Oct 31, 2022Updated 3 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 6 months ago
- 存放在UCAS学习时的课程相关资料☆22Jul 8, 2023Updated 2 years ago
- 中国科学院大学（国科大）研一课程☆19May 24, 2023Updated 3 years ago
- UCAS-2022秋季学期计算机算法设计与分析(刘玉贵老师)课程资料总结☆24Dec 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 2 months ago
- 国科大计算机相关课程资料(2021-2022学年)☆37Jun 12, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Some common CUDA kernel implementations (Not the fastest).☆30Dec 5, 2025Updated 6 months ago
- 中国科学院大学2022秋季学期智能计算系统实验-陈云霁☆12Jan 3, 2023Updated 3 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 9 months ago
- The specification of the LDBC Financial Benchmark☆19Jan 9, 2026Updated 5 months ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- 国科大高等数字集成电路分析与设计课程2022fall☆31Dec 13, 2022Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- A graph pattern mining framework for large graphs on gpu.☆16Dec 9, 2024Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 3 months ago
- Archive of the git branches attached to tickets on https://trac.sagemath.org/ before the migration to GitHub (Jan 30, 2023)☆11Jan 30, 2023Updated 3 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USTC 算法基础 2022SP 实验☆12Jun 10, 2022Updated 4 years ago
- MPI Code Generation through Domain-Specific Language Models☆16Nov 19, 2024Updated last year
- ☆15Jul 14, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- Arya: Arbitrary Graph Pattern Mining with Decomposition-based Sampling☆18Sep 27, 2023Updated 2 years ago
- Train a neural network to produce latex source code which generates a given pdf file☆13May 3, 2017Updated 9 years ago
- Some "Formula Translations" for Yousef Saad's book "Iterative Methods for Sparse Linear Systems (2nd Edition)"☆13Jan 14, 2018Updated 8 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆32Aug 24, 2022Updated 3 years ago
- ☆39Jun 8, 2026Updated last week
- This is a set of python codes that forecast electricity price in wholesale power markets using an integrated long-term recurrent convolut…☆16Oct 14, 2022Updated 3 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.☆11Sep 18, 2024Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆30Mar 13, 2025Updated last year