nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flowLinks
中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程
☆29Updated 5 years ago
Alternatives and similar repositories for UCAS-Advanced-Computer-Architecture-OpenROAD-flow
Users that are interested in UCAS-Advanced-Computer-Architecture-OpenROAD-flow are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆23Updated 8 months ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆62Updated 8 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆87Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆97Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 5 months ago
- all kind of notes, I maybe sort this in the future☆13Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 4 months ago
- ☆70Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- ☆78Updated 4 months ago
- ☆86Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 8 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated last month
- RTL generator for SpGEMM☆12Updated 4 years ago
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- ☆70Updated 6 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- A list of our chiplet simulaters☆35Updated 2 months ago
- ☆63Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆25Updated 3 weeks ago
- ☆66Updated last year