srikantaggarwal / Cache-CoherenceLinks
Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a bus-based broadcast system.
☆11Updated 10 years ago
Alternatives and similar repositories for Cache-Coherence
Users that are interested in Cache-Coherence are comparing it to the libraries listed below
Sorting:
- ☆79Updated 11 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- ☆39Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- An open-source UCIe controller implementation☆79Updated this week
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆131Updated 9 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Updated 6 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆325Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- ☆69Updated 4 years ago
- ☆57Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago