Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a bus-based broadcast system.
☆11Jan 6, 2015Updated 11 years ago
Alternatives and similar repositories for Cache-Coherence
Users that are interested in Cache-Coherence are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Basic C++ RISC-V Emulator☆19Dec 26, 2020Updated 5 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 7 years ago
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- ☆13May 17, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Apr 14, 2026Updated 2 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 8 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆12Dec 26, 2020Updated 5 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- Offloading DOCA-based Adaptive Routing onto NVIDIA BlueField-2 DPU. (卸载基于DOCA的自适应路由 到NVIDIA BlueField-2 DPU上)☆19Jan 8, 2024Updated 2 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆14Feb 10, 2026Updated 4 months ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 基于UDP实现可靠传输RUDP☆13Jul 20, 2023Updated 2 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆25Aug 23, 2021Updated 4 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Initial framework source code for CSE240A branch predictor project☆10Nov 30, 2017Updated 8 years ago
- Linux kernel source tree☆14May 6, 2021Updated 5 years ago
- ☆18Aug 13, 2022Updated 3 years ago
- Compiled Android htop.If it helps,please give me a star,thanks!☆12Feb 22, 2019Updated 7 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Operating System Scheduling Algorithm Simulation☆11Apr 14, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 2 months ago
- KV cache compression via sparse coding☆18Oct 26, 2025Updated 7 months ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 12 years ago
- ☆48Dec 19, 2025Updated 6 months ago
- tests RTT latency with HW timestamping using RDMA Write on DCT QP type☆21Feb 11, 2021Updated 5 years ago