Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)
☆23Nov 10, 2024Updated last year
Alternatives and similar repositories for 2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in 2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- ☆10Jan 30, 2019Updated 7 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- ☆10Jun 26, 2025Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- A library to load classes from DLLs☆12Jul 5, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- L2 R4: Qualcomm Bluetooth Audio SoC（CSR8675）☆11Jan 22, 2023Updated 3 years ago
- VHDL-based CPU which supports running raw WASM instructions.☆14Jun 28, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Oct 9, 2017Updated 9 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- BSc Project - Amirkabir University of Technology - Winter 2023☆11Jul 20, 2023Updated 3 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- ☆14Mar 27, 2026Updated 7 months ago
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Dec 16, 2021Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago