Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)
☆22Nov 10, 2024Updated last year
Alternatives and similar repositories for 2D-Binary-Content-Addressable-Memory-BCAM
Users that are interested in 2D-Binary-Content-Addressable-Memory-BCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- L2 R4: Qualcomm Bluetooth Audio SoC（CSR8675）☆11Jan 22, 2023Updated 3 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- VHDL related news.☆27Updated this week
- ☆41Feb 28, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- lists of most popular repositories for programming languages used by electronic engineers☆23Jun 1, 2026Updated 2 months ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆25Jun 10, 2023Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- An EMG Gesture Recognition System with Flexible High-Density Sensors and Brain-Inspired High-Dimensional Classifier☆21Feb 8, 2018Updated 8 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago