A full-speed device-side USB peripheral core written in Verilog.
☆237Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for usbcorev
Users that are interested in usbcorev are comparing it to the libraries listed below
Sorting:
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- Nitro USB FPGA core☆86Updated this week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆864Dec 6, 2024Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- Send video/audio over HDMI on an FPGA☆1,254Feb 3, 2024Updated 2 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆249Nov 29, 2018Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆225Aug 25, 2020Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Nov 26, 2021Updated 4 years ago
- SuperSpeed USB 3.0 FPGA platform☆264Apr 9, 2015Updated 10 years ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- An open source USB bootloader for FPGAs☆395Sep 15, 2023Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago