A full-speed device-side USB peripheral core written in Verilog.
☆242Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for usbcorev
Users that are interested in usbcorev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 5 months ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆102Jun 6, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆916Dec 6, 2024Updated last year
- Various HDL (Verilog) IP Cores☆929Jul 1, 2021Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA USB stack written in LiteX☆136Jun 5, 2022Updated 4 years ago
- Send video/audio over HDMI on an FPGA☆1,288Jul 13, 2026Updated 3 weeks ago
- SuperSpeed USB 3.0 FPGA platform☆272Apr 9, 2015Updated 11 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆623Oct 10, 2021Updated 4 years ago
- An open source USB bootloader for FPGAs☆402Sep 15, 2023Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆273Mar 15, 2019Updated 7 years ago
- ☆27Jul 27, 2017Updated 9 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆258Nov 29, 2018Updated 7 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- USB2.0 Device Controller IP Core☆18Aug 18, 2023Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆110Oct 3, 2019Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Verilog SDRAM memory controller☆377May 13, 2017Updated 9 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- Verilog PCI express components☆1,641Apr 26, 2024Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago