avakar / usbcorevLinks
A full-speed device-side USB peripheral core written in Verilog.
☆236Updated 2 years ago
Alternatives and similar repositories for usbcorev
Users that are interested in usbcorev are comparing it to the libraries listed below
Sorting:
- USB3 PIPE interface for Xilinx 7-Series☆231Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆315Updated 5 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆256Updated 6 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆239Updated 5 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog UART☆182Updated 12 years ago
- FPGA Logic Analyzer and GUI☆139Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆252Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Opensource DDR3 Controller☆384Updated 3 months ago
- Verilog SDRAM memory controller☆345Updated 8 years ago
- Verilog wishbone components☆118Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆281Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆117Updated 3 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆189Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago