avakar / usbcorev
A full-speed device-side USB peripheral core written in Verilog.
☆228Updated 2 years ago
Alternatives and similar repositories for usbcorev:
Users that are interested in usbcorev are comparing it to the libraries listed below
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆250Updated 2 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆242Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆195Updated 10 months ago
- SPI Master for FPGA - VHDL and Verilog☆272Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆258Updated last year
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- Verilog UART☆146Updated 11 years ago
- A simple, basic, formally verified UART controller☆290Updated last year
- Opensource DDR3 Controller☆276Updated this week
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆224Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- Verilog SDRAM memory controller☆319Updated 7 years ago
- Small footprint and configurable DRAM core☆395Updated 2 months ago
- Verilog digital signal processing components☆129Updated 2 years ago
- Bus bridges and other odds and ends☆523Updated last month
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆235Updated 9 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆584Updated last week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆234Updated 6 years ago
- Verilog wishbone components☆113Updated last year
- FPGA Logic Analyzer and GUI☆118Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- Various HDL (Verilog) IP Cores☆748Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated last week
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago