A full-speed device-side USB peripheral core written in Verilog.
☆241Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for usbcorev
Users that are interested in usbcorev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic USB-CDC device core (Verilog)☆91May 15, 2021Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 4 months ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB3 PIPE interface for Xilinx 7-Series☆266Apr 3, 2026Updated 2 months ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆906Dec 6, 2024Updated last year
- SuperSpeed USB 3.0 FPGA platform☆271Apr 9, 2015Updated 11 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- USB Serial on the TinyFPGA BX☆144Jun 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- FPGA USB stack written in LiteX☆135Jun 5, 2022Updated 4 years ago
- Send video/audio over HDMI on an FPGA☆1,276Feb 3, 2024Updated 2 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆271Mar 15, 2019Updated 7 years ago
- An open source USB bootloader for FPGAs☆400Sep 15, 2023Updated 2 years ago
- ☆27Jul 27, 2017Updated 8 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆256Nov 29, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test of the USB3 IP Core from Daisho on a Xilinx device☆108Oct 3, 2019Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- Verilog SDRAM memory controller☆373May 13, 2017Updated 9 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago