JimmyStones / Verilator_TemplateView external linksLinks
☆16Jan 23, 2025Updated last year
Alternatives and similar repositories for Verilator_Template
Users that are interested in Verilator_Template are comparing it to the libraries listed below
Sorting:
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆43Mar 29, 2021Updated 4 years ago
- Golang library for controlling Dogtra 2300NCP shock collar using the HackRF SDR.☆13Jan 4, 2021Updated 5 years ago
- Code/schematics for a clock using a Panaplex (planar gas discharge) display☆12Dec 1, 2017Updated 8 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Code to support porting MiST cores to other boards.☆47Apr 19, 2025Updated 9 months ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 3 years ago
- The ESL project of furrtek, with board, apk and hex files☆14Aug 8, 2019Updated 6 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 6 years ago
- Template with latest framework for MiSTer☆88Jan 13, 2026Updated last month
- A portable Amiga Mod player☆14Jun 15, 2016Updated 9 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- A near gate-level Verilog simulation of the 6502 microprocessor.☆20Dec 25, 2024Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Nov 3, 2019Updated 6 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated last year
- VHDL model of TMS5220 voice synthesizer processor☆24Mar 27, 2023Updated 2 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆30Jan 31, 2026Updated last week
- Tutorials from the mist project converted to MiSTer☆87Jan 15, 2026Updated 3 weeks ago
- ☆50Dec 17, 2025Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Python GUI for UrJTAG library.☆22Aug 2, 2023Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Gate array reverse engineering☆29Dec 28, 2025Updated last month
- ☆20Nov 15, 2023Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Jan 1, 2022Updated 4 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 2 years ago
- WonderMadeleine is a Bandai 2001/2003 clone chip☆24Aug 16, 2020Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- 3D toy renderer. C++. OpenGL.☆23Jan 29, 2023Updated 3 years ago
- Arch Linux ARM packages to run MiSTer☆26Aug 1, 2023Updated 2 years ago
- ☆29Dec 14, 2024Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- ☆31Dec 28, 2024Updated last year