JimmyStones / Verilator_TemplateLinks
☆16Updated 6 months ago
Alternatives and similar repositories for Verilator_Template
Users that are interested in Verilator_Template are comparing it to the libraries listed below
Sorting:
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 6 months ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆11Updated 6 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆37Updated 4 months ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- Code to support porting MiST cores to other boards.☆46Updated 3 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 9 months ago
- ☆74Updated 3 weeks ago
- 3D games console based on RP2040 and iCE40 UP5k☆48Updated 4 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆25Updated 3 months ago
- Small microcoded 68000 verilog softcore☆57Updated 6 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Gate array reverse engineering☆25Updated 3 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 6 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 7 months ago
- A port of the OPL3 to the Panologic G1 thin client☆20Updated 5 years ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆20Updated 8 months ago
- ☆17Updated 3 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Simple fixed-cycle SDRAM Controller☆28Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago