fontamsoc / pu32Links
☆15Updated 2 weeks ago
Alternatives and similar repositories for pu32
Users that are interested in pu32 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago
- ☆16Updated 3 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Exploring gate level simulation☆58Updated last month
- ☆22Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 3 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆76Updated 11 months ago
- KISCV, a KISS principle riscv32i CPU☆21Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆13Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago