fontamsoc / pu32
☆15Updated last year
Alternatives and similar repositories for pu32:
Users that are interested in pu32 are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A SoC for DOOM☆16Updated 3 years ago
- A pipelined RISC-V processor☆51Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆21Updated 2 months ago
- Master-thesis-final☆19Updated last year
- Virtual Development Board☆59Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Virtual development board for HDL design☆41Updated last year
- ☆59Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 weeks ago