fontamsoc / pu32Links
☆15Updated 5 months ago
Alternatives and similar repositories for pu32
Users that are interested in pu32 are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆35Updated 10 months ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Master-thesis-final☆19Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year