fontamsoc / pu32Links
☆15Updated 6 months ago
Alternatives and similar repositories for pu32
Users that are interested in pu32 are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 4 years ago
- Master-thesis-final☆19Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- A SoC for DOOM☆19Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 4 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Nitro USB FPGA core☆85Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 4 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Portable HyperRAM controller☆60Updated 11 months ago
- Virtual Development Board☆64Updated 3 years ago