☆15May 17, 2025Updated 10 months ago
Alternatives and similar repositories for pu32
Users that are interested in pu32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆19Mar 7, 2022Updated 4 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- ☆21Mar 8, 2021Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- ☆22Oct 19, 2021Updated 4 years ago
- ☆16Feb 9, 2022Updated 4 years ago
- Yet another Ascii Art generator and player that is highly configurable, chooses most suitable letter and colour totally by itself☆19Feb 2, 2019Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Modern General Purpose C++ Framework (Clang, GCC MSVC Only, may be ICC)☆10Sep 18, 2019Updated 6 years ago
- Doom classic port to lightweight RISC‑V☆106Jul 25, 2022Updated 3 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 11 months ago
- Load-time conversion of S3 Texture Compression textures to other formats☆19Nov 19, 2017Updated 8 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago