fontamsoc / pu32Links
☆15Updated last month
Alternatives and similar repositories for pu32
Users that are interested in pu32 are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆79Updated last year
- ☆17Updated last month
- KISCV, a KISS principle riscv32i CPU☆22Updated 5 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Exploring gate level simulation☆58Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆59Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- A SoC for DOOM☆17Updated 4 years ago
- ☆34Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- ☆33Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 3 months ago