fontamsoc / pu32
☆15Updated last year
Alternatives and similar repositories for pu32:
Users that are interested in pu32 are comparing it to the libraries listed below
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- USB virtual model in C++ for Verilog☆30Updated 6 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A SoC for DOOM☆17Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- ☆13Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- A pipelined RISC-V processor☆55Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- ☆15Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- RISC-V processor☆30Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- ☆59Updated 3 years ago