ultraembedded / core_audio
Audio controller (I2S, SPDIF, DAC)
☆80Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for core_audio
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆103Updated 7 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- i2s core, with support for both transmit and receive☆28Updated 6 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆55Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- FPGA Logic Analyzer and GUI☆90Updated last year
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- Nitro USB FPGA core☆83Updated 8 months ago
- VHDL Modules☆23Updated 9 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆71Updated last year
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆25Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆40Updated 3 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago