ultraembedded / core_audioLinks
Audio controller (I2S, SPDIF, DAC)
☆90Updated 6 years ago
Alternatives and similar repositories for core_audio
Users that are interested in core_audio are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- USB Full Speed PHY☆47Updated 5 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆110Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- MIPI DSI controller☆79Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- FPGA Logic Analyzer and GUI☆143Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- VHDL Modules☆24Updated 10 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆27Updated 7 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year