ultraembedded / core_audioLinks
Audio controller (I2S, SPDIF, DAC)
☆90Updated 6 years ago
Alternatives and similar repositories for core_audio
Users that are interested in core_audio are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆109Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- MIPI DSI controller☆79Updated 3 years ago
- i2s core, with support for both transmit and receive☆33Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- A series of CORDIC related projects☆116Updated 11 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago