ultraembedded / core_audio
Audio controller (I2S, SPDIF, DAC)
☆83Updated 5 years ago
Alternatives and similar repositories for core_audio:
Users that are interested in core_audio are comparing it to the libraries listed below
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Delta Sigma DAC FPGA☆37Updated 2 months ago
- USB Full Speed PHY☆44Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆75Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆49Updated last year
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆106Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Verilog modules required to get the OV7670 camera working☆68Updated 6 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- FPGA Logic Analyzer and GUI☆124Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- VHDL Modules☆24Updated 10 years ago