ultraembedded / core_audioLinks
Audio controller (I2S, SPDIF, DAC)
☆83Updated 5 years ago
Alternatives and similar repositories for core_audio
Users that are interested in core_audio are comparing it to the libraries listed below
Sorting:
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆106Updated last year
- Delta Sigma DAC FPGA☆37Updated 3 months ago
- This is xc7z020clg400 FPGA hardware core board design☆50Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆26Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- i2s core, with support for both transmit and receive☆30Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- FPGA Logic Analyzer and GUI☆131Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- ☆23Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆25Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Verilog SPI master and slave☆54Updated 9 years ago