Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.
☆12May 14, 2025Updated last year
Alternatives and similar repositories for OpenROM_resources
Users that are interested in OpenROM_resources are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Oct 11, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 8 months ago
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A high-performance, PPA (Performance, Power, Area) optimized Arithmetic Logic Unit (ALU) designed for a 32-bit processor core. This proje…☆15Oct 21, 2026Updated 2 weeks ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- ☆42Oct 16, 2026Updated 2 weeks ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Open-source PDK version manager☆70Oct 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- The Focused Ultrasound Foundation has developed a low-cost, validated, open-source hydrophone scanner for the spatial characterization of…☆14Aug 26, 2021Updated 5 years ago
- OpenRule1umPDKを各種環境にセットアップするためのスクリプトです。☆14Nov 13, 2025Updated 11 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- ☆65Jul 11, 2025Updated last year
- Repository for hosting designs submitted during open-silicon MPW runs.☆11Updated this week
- A development board for iCE40UP5K FPGAs☆10Feb 2, 2024Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Jan 7, 2025Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Transport Triggered Architecture demo processor for first wafer.space MPW shuttle (gf180mcu)☆39Dec 25, 2025Updated 10 months ago
- Project Jenkins: Monkey Thinks, Robot Moves... and Back?☆14Mar 20, 2025Updated last year
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- ☆30Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated last year
- CDF 5/3 & CDF 9/7 Discrete Wavelet Transform☆17Oct 6, 2015Updated 11 years ago