SKY130 SRAM macros generated by SRAM 22
☆26Sep 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for sram22_sky130_macros
Users that are interested in sram22_sky130_macros are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configurable SRAM generator☆72Updated this week
- ☆21Jul 12, 2024Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL Design and Verification☆23Jan 4, 2021Updated 5 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- ☆16Jan 25, 2026Updated 8 months ago
- ☆39Jul 11, 2022Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last month
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Repo is used to store Doxygen documentation for BM drivers☆25Jun 24, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- Use Programming by Navigation for bioinformatics, compiler scheduling, and more!☆17Oct 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 4 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- ☆15Sep 30, 2026Updated last week
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Advent of Code puzzles, solved in Hardware☆25Jan 13, 2026Updated 8 months ago
- Primitives for SKY130 provided by SkyWater.☆41Mar 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- The Berkeley Model and Algorithm Prototyping Platform☆25Dec 15, 2024Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated 2 weeks ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆19Sep 23, 2020Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago