Alternatives and similar repositories for Pandora

Users that are interested in Pandora are comparing it to the libraries listed below

• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆37Updated 3 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆26Updated 3 months ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆45Updated 5 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆60Updated 4 months ago
• amdprefetch / amd-prefetch-attacks
  ☆27Updated last year
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 2 weeks ago
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆96Updated last year
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆71Updated 6 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆63Updated last year
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated 2 years ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆43Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆26Updated 3 months ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆20Updated last year
• efeslab / dolma
  ☆13Updated 4 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• vusec / tlbdr
  ☆18Updated 3 years ago
• scy-phy / FetchBench
  ☆17Updated last year
• isec-tugraz / msrevelio
  ☆40Updated 2 years ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆22Updated last week
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆26Updated 6 months ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆23Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated last week
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago