FPSG-UIUC / PandoraLinks
Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
☆21Updated 2 years ago
Alternatives and similar repositories for Pandora
Users that are interested in Pandora are comparing it to the libraries listed below
Sorting:
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated last month
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆59Updated 2 months ago
- HW interface for memory caches☆28Updated 5 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 3 years ago
- ☆45Updated 6 years ago
- Microarchitectural exploitation and other hardware attacks.☆93Updated last year
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- ☆26Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆62Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆30Updated 4 months ago
- ☆22Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆17Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated last month
- ☆93Updated last year
- ☆86Updated 2 years ago
- ☆18Updated 2 years ago
- ☆39Updated 2 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆21Updated last week
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated 4 months ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 6 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆54Updated 6 years ago
- Tests for verifying compliance of RMM implementations☆18Updated last week