Simple framework for building PCIe-based solutions for Altera FPGAs
☆52Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago
- ☆18May 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆27Mar 18, 2022Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- ☆26Jul 22, 2026Updated last month
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated last month
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated last month
- GPIB IEEE 488.1 core☆28Apr 11, 2022Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 7 months ago
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- cxx variant of the Lightweight Simple Service Discovery Protocol (lssdp)☆13Jun 20, 2025Updated last year
- Plug & Play.☆57Jun 26, 2026Updated 2 months ago
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- A C++11 Thread pool with 3 priorities☆10Sep 13, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog PCI express components☆1,655Apr 26, 2024Updated 2 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated 11 months ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆47Jan 15, 2024Updated 2 years ago
- node module to get information about the currently connected wifi☆27Dec 9, 2022Updated 3 years ago
- ☆12Jul 15, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆37Mar 13, 2025Updated last year
- ☆15Sep 23, 2020Updated 5 years ago
- Ghidra is a software reverse engineering (SRE) framework☆12Jan 2, 2025Updated last year
- C++ Asio language bindings for OFI libfabric☆14Jul 16, 2021Updated 5 years ago
- Tight-binding calculations in Mathematica☆16Dec 18, 2025Updated 8 months ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago