Simple framework for building PCIe-based solutions for Altera FPGAs
☆52Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆11Jul 18, 2023Updated 3 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆207Sep 9, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18May 24, 2021Updated 5 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆27Mar 18, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- ☆26Jul 22, 2026Updated 3 weeks ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- ☆40Jan 7, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated 11 months ago
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated last month
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated last week
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 7 months ago
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- cxx variant of the Lightweight Simple Service Discovery Protocol (lssdp)☆13Jun 20, 2025Updated last year
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog PCI express components☆1,644Apr 26, 2024Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- ☆18Jul 3, 2025Updated last year
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Single Yocto layer for all Intel x86 64-bit based Computer on Modules (COM Express, SMARC, Q7, ETX)☆11Feb 17, 2025Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆45Jan 15, 2024Updated 2 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- node module to get information about the currently connected wifi☆27Dec 9, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Jul 15, 2026Updated last month
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Ghidra is a software reverse engineering (SRE) framework☆11Jan 2, 2025Updated last year
- C++ Asio language bindings for OFI libfabric☆14Jul 16, 2021Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago