Simple framework for building PCIe-based solutions for Altera FPGAs
☆51Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Sep 25, 2026Updated 3 weeks ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆216Sep 9, 2023Updated 3 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- ☆41Jan 7, 2022Updated 4 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆11Jul 18, 2023Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆38Mar 13, 2025Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Alibaba Cloud AS02MC04 hack☆80Jul 17, 2026Updated 3 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- ☆18May 24, 2021Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆27Mar 18, 2022Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Design files for my 3rd ultrasonic phased array. Will add gerbers etc. as I can guarantee they are correct.☆12Jul 23, 2018Updated 8 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆54May 10, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- ☆27Oct 1, 2026Updated 2 weeks ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆36Mar 24, 2024Updated 2 years ago
- ☆11Feb 4, 2016Updated 10 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 10 months ago
- GPIB IEEE 488.1 core☆28Apr 11, 2022Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- cxx variant of the Lightweight Simple Service Discovery Protocol (lssdp)☆13Jun 20, 2025Updated last year
- Plug & Play.☆58Jun 26, 2026Updated 3 months ago