Simple framework for building PCIe-based solutions for Altera FPGAs
☆53Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collected resources and getting started with Azure PCIe FPGA device☆45Feb 24, 2025Updated last year
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆199Sep 9, 2023Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18May 24, 2021Updated 5 years ago
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆26Mar 18, 2022Updated 4 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- YPCB-00338-1P1 Hack☆95Jan 1, 2025Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- ☆53Oct 30, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- All You Need to Know About QDMA☆20Jun 30, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66May 19, 2026Updated last week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 8 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- The RIFFA development repository☆874Jun 11, 2024Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- GPIB IEEE 488.1 core☆27Apr 11, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- ☆18Jul 3, 2025Updated 10 months ago
- cxx variant of the Lightweight Simple Service Discovery Protocol (lssdp)☆13Jun 20, 2025Updated 11 months ago
- Library of FPGA architectures☆33Apr 13, 2026Updated last month
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆41Jan 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- Ghidra is a software reverse engineering (SRE) framework☆11Jan 2, 2025Updated last year
- ☆15Sep 23, 2020Updated 5 years ago
- A C++11 Thread pool with 3 priorities☆10Sep 13, 2019Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- A small end-to-end prober and Prometheus stats exporter for a Matrix homeserver☆11Oct 26, 2023Updated 2 years ago
- Code and Results for Master Thesis Project on Fixed-point Quantization of Convolutional Neural Networks for Quantized Inference on Embedd…☆12Feb 7, 2021Updated 5 years ago