Simple framework for building PCIe-based solutions for Altera FPGAs
☆52Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆17Oct 30, 2021Updated 5 years ago
- ☆58Oct 30, 2021Updated 5 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Collected resources and getting started with Azure PCIe FPGA device☆57Feb 24, 2025Updated last year
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆219Sep 9, 2023Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Cypress SL811HS USB Host drivers for the Amiga/AROS Poseidon USB stacks☆12Jan 6, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆41Jan 7, 2022Updated 4 years ago
- ☆15Sep 23, 2020Updated 6 years ago
- ☆18Sep 25, 2026Updated last month
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- fpga PCIE测速，采用riffa架构☆12Mar 15, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆33Oct 25, 2020Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆11Jul 18, 2023Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆27Oct 25, 2026Updated last week
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- Alibaba Cloud AS02MC04 hack☆82Jul 17, 2026Updated 3 months ago
- The RIFFA development repository☆884Jun 11, 2024Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 8 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- Template PCB's for SYZYGY board designs☆31Aug 15, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 9 months ago
- ☆18May 24, 2021Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- ☆13Aug 13, 2026Updated 2 months ago
- FPU Generator☆21Updated this week
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago