Simple framework for building PCIe-based solutions for Altera FPGAs
☆51Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆11Jul 18, 2023Updated 3 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆212Sep 9, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆27Mar 18, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- ☆26Sep 18, 2026Updated last week
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆41Jan 7, 2022Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- Alibaba Cloud AS02MC04 hack☆77Jul 17, 2026Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- GPIB IEEE 488.1 core☆28Apr 11, 2022Updated 4 years ago
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Plug & Play.☆58Jun 26, 2026Updated 3 months ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- ☆18Updated this week
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Single Yocto layer for all Intel x86 64-bit based Computer on Modules (COM Express, SMARC, Q7, ETX)☆11Feb 17, 2025Updated last year
- Button debounce library for Raspberry Pi Pico (RP2040 and RP2350)☆17Jan 4, 2026Updated 8 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆15Sep 23, 2020Updated 6 years ago
- Basic Zephyr Samples and Projects☆16Feb 12, 2023Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago