Simple framework for building PCIe-based solutions for Altera FPGAs
☆52Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collected resources and getting started with Azure PCIe FPGA device☆49Feb 24, 2025Updated last year
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆11Jul 18, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Alibaba Cloud AS02MC04 hack☆64Mar 28, 2026Updated 3 months ago
- ☆18May 24, 2021Updated 5 years ago
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- YPCB-00338-1P1 Hack☆113Jan 1, 2025Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆55Oct 30, 2021Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Jun 22, 2026Updated 2 weeks ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- The RIFFA development repository☆876Jun 11, 2024Updated 2 years ago
- GPIB IEEE 488.1 core☆27Apr 11, 2022Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆77Jun 2, 2024Updated 2 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated 10 months ago
- Verilog PCI express components☆1,620Apr 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Jul 3, 2025Updated last year
- cxx variant of the Lightweight Simple Service Discovery Protocol (lssdp)☆13Jun 20, 2025Updated last year
- Library of FPGA architectures☆33Jun 22, 2026Updated 2 weeks ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆43Jan 15, 2024Updated 2 years ago
- Single Yocto layer for all Intel x86 64-bit based Computer on Modules (COM Express, SMARC, Q7, ETX)☆12Feb 17, 2025Updated last year
- Button debounce library for Raspberry Pi Pico (RP2040 and RP2350)☆16Jan 4, 2026Updated 6 months ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The repository contains container recipes to build the entire stack of Xeus-Cling and Cling including cuda extension with just a few comm…☆10Dec 22, 2020Updated 5 years ago
- C++ Asio language bindings for OFI libfabric☆14Jul 16, 2021Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- Tight-binding calculations in Mathematica☆15Dec 18, 2025Updated 6 months ago
- Verilog Driver for the ILI9341 TFT Module☆28Jan 28, 2022Updated 4 years ago
- A small end-to-end prober and Prometheus stats exporter for a Matrix homeserver☆11Oct 26, 2023Updated 2 years ago
- Creating dynamic libraries that can be loaded in the Wolfram Language via `LibraryLink`☆15Aug 21, 2019Updated 6 years ago