makestuff / altera-pcieLinks
Simple framework for building PCIe-based solutions for Altera FPGAs
☆52Updated 5 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Small footprint and configurable SPI core☆46Updated this week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- ☆18Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- Small footprint and configurable SATA core☆154Updated last month
- Wishbone controlled I2C controllers☆55Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- A wishbone controlled scope for FPGA's☆85Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago