Simple framework for building PCIe-based solutions for Altera FPGAs
☆53Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for altera-pcie
Users that are interested in altera-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆41Feb 24, 2025Updated last year
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆15Oct 30, 2021Updated 4 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆186Sep 9, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- Experimental library for executing Open-CL kernels over Node.JS buffers.☆12Jul 18, 2023Updated 2 years ago
- ☆18May 24, 2021Updated 4 years ago
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆24Mar 18, 2022Updated 4 years ago
- YPCB-00338-1P1 Hack☆84Jan 1, 2025Updated last year
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 6 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- ☆52Oct 30, 2021Updated 4 years ago
- Library of additional parts for KiCad for use with Sakura-IT projects☆24Dec 1, 2023Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- Drivers for the Vampire600 Amiga Accelerator☆19Jul 9, 2016Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- FPGA core boards / evaluation boards based on CDCTL hardware☆95Jan 14, 2026Updated 2 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Library of FPGA architectures☆31Mar 9, 2026Updated 2 weeks ago
- ☆18Jul 3, 2025Updated 8 months ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Single Yocto layer for all Intel x86 64-bit based Computer on Modules (COM Express, SMARC, Q7, ETX)☆12Feb 17, 2025Updated last year
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- ☆12Jan 21, 2026Updated 2 months ago
- Ghidra is a software reverse engineering (SRE) framework☆11Jan 2, 2025Updated last year
- The repository contains container recipes to build the entire stack of Xeus-Cling and Cling including cuda extension with just a few comm…☆10Dec 22, 2020Updated 5 years ago