natanvotre / fm-transmitterLinks
FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.
☆16Updated 4 years ago
Alternatives and similar repositories for fm-transmitter
Users that are interested in fm-transmitter are comparing it to the libraries listed below
Sorting:
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆114Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- RMII Firewall FPGA☆24Updated 6 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆66Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Delta Sigma DAC FPGA☆45Updated 9 months ago
- Verilog Repository for GIT☆34Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago