natanvotre / fm-transmitterLinks
FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.
☆15Updated 4 years ago
Alternatives and similar repositories for fm-transmitter
Users that are interested in fm-transmitter are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆25Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- ☆19Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 weeks ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- VHDL Modules☆24Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆61Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- All digital PLL☆28Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago