natanvotre / fm-transmitter
FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.
☆12Updated 4 years ago
Alternatives and similar repositories for fm-transmitter:
Users that are interested in fm-transmitter are comparing it to the libraries listed below
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- ☆30Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- ☆18Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- ☆10Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆16Updated 10 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- spi memory controller☆22Updated 8 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆22Updated last year
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Demosaic (Bilinear)☆9Updated 10 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago