FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.
☆16Mar 15, 2021Updated 5 years ago
Alternatives and similar repositories for fm-transmitter
Users that are interested in fm-transmitter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆23Oct 1, 2024Updated last year
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆29Dec 9, 2025Updated 7 months ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI☆18Mar 28, 2018Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BaseBoard design for QMTech Kintex 7 FPGA☆24Aug 24, 2022Updated 3 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆10Sep 26, 2023Updated 2 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- OpenAI-compatible HTTP server for OmniVoice text-to-speech☆71Jun 26, 2026Updated last week
- ADRV90xx Getting Started Info☆14Mar 3, 2020Updated 6 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- A Template repo to speed up your Unreal Engine development☆13Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Over-engineered SDR development board☆54Mar 26, 2026Updated 3 months ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- PlutoSDR Firmware☆11Apr 26, 2018Updated 8 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆48Feb 20, 2025Updated last year
- FPGA for uSDR☆23Apr 18, 2026Updated 2 months ago
- A low latency DVB-T2 transmitter for GNU Radio☆19Sep 11, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 9 months ago
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- a derivative of Lar's Arduino GPSDO☆11Jun 5, 2026Updated last month
- High Oscillatory Ordinary Differential Equation Solver in Julia☆18Dec 1, 2024Updated last year
- Linux driver for Semtech SX126x series☆14Jan 6, 2021Updated 5 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆15Nov 9, 2020Updated 5 years ago
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆21Apr 13, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆11Oct 24, 2024Updated last year
- This repository contains the project proposal,code and final report for the implementation of the paper "Parallax Tolerant Image Stitchin…☆15Nov 29, 2018Updated 7 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14May 31, 2026Updated last month
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago