natanvotre / fm-transmitterLinks
FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.
☆16Updated 4 years ago
Alternatives and similar repositories for fm-transmitter
Users that are interested in fm-transmitter are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Delta Sigma DAC FPGA☆46Updated 10 months ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆20Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL Modules☆24Updated 10 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆38Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- ☆30Updated 4 years ago
- A series of CORDIC related projects☆120Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Network protocol libraries for VHDL test benches☆13Updated this week
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago