evanfrazierc / FPGA-MP3-PlayerLinks
☆12Updated 10 years ago
Alternatives and similar repositories for FPGA-MP3-Player
Users that are interested in FPGA-MP3-Player are comparing it to the libraries listed below
Sorting:
- Programmable multichannel ADPCM decoder for FPGA☆25Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Custom 6502 Video Game Console☆12Updated 3 months ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆15Updated 2 years ago
- ☆20Updated 6 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- A small and simple rv32i core written in Verilog☆17Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Mini CPU design with JTAG UART support☆21Updated 4 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆64Updated 5 months ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Updated 6 years ago
- ☆17Updated 3 years ago
- PicoRV32 RISC-V project for Tang Nano 20K FPGA development board☆37Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- Implementation of fLaC encoder/decoder for FPGA☆31Updated 7 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆15Updated 5 years ago
- Quite OK Image FPGA Encoder and Decoder☆24Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆16Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆48Updated 6 months ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Updated 3 years ago
- An analog, transistor-level simulation of an 8-bit CPU in SPICE☆13Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Updated 3 years ago
- ☆16Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆30Updated 3 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago