evanfrazierc / FPGA-MP3-PlayerLinks
☆12Updated 9 years ago
Alternatives and similar repositories for FPGA-MP3-Player
Users that are interested in FPGA-MP3-Player are comparing it to the libraries listed below
Sorting:
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆12Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Custom 6502 Video Game Console☆11Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆50Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- An analog, transistor-level simulation of an 8-bit CPU in SPICE☆12Updated 4 years ago
- ☆16Updated 6 months ago
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆15Updated 2 years ago
- Quite OK Image FPGA Encoder and Decoder☆20Updated 2 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Verilog VGA font generator 8 by 16 pixels☆15Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆16Updated 5 months ago
- ☆20Updated last week
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆17Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- ☆16Updated 3 years ago