evanfrazierc / FPGA-MP3-PlayerLinks
☆12Updated 10 years ago
Alternatives and similar repositories for FPGA-MP3-Player
Users that are interested in FPGA-MP3-Player are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Updated 5 years ago
- Custom 6502 Video Game Console☆12Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆15Updated 2 years ago
- ☆20Updated 5 months ago
- A small and simple rv32i core written in Verilog☆17Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆61Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Updated 6 years ago
- A complete HDMI transmitter implementation in VHDL☆21Updated 6 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Updated 3 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Updated 7 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆61Updated 4 months ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Updated 4 years ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆42Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago