evanfrazierc / FPGA-MP3-PlayerLinks
☆12Updated 9 years ago
Alternatives and similar repositories for FPGA-MP3-Player
Users that are interested in FPGA-MP3-Player are comparing it to the libraries listed below
Sorting:
- Programmable multichannel ADPCM decoder for FPGA☆24Updated 4 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆12Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Custom 6502 Video Game Console☆11Updated last year
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Quite OK Image FPGA Encoder and Decoder☆21Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- I2S transciever implemented in Verilog HDL☆31Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated 3 weeks ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- Implementation of a RISC-V CPU in Verilog.☆17Updated 6 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- ☆16Updated 7 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Tools for FPGA development.☆48Updated 3 weeks ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- ☆20Updated last month
- A ZipCPU demonstration port for the icoboard☆19Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year