davemuscle / sigma_delta_convertersLinks
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
☆71Updated 3 years ago
Alternatives and similar repositories for sigma_delta_converters
Users that are interested in sigma_delta_converters are comparing it to the libraries listed below
Sorting:
- Delta Sigma DAC FPGA☆43Updated 5 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆86Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆56Updated 3 weeks ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- ☆45Updated 2 years ago
- ☆97Updated last year
- A series of CORDIC related projects☆110Updated 8 months ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆19Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆48Updated 6 months ago