davemuscle / sigma_delta_convertersLinks
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
☆74Updated 3 years ago
Alternatives and similar repositories for sigma_delta_converters
Users that are interested in sigma_delta_converters are comparing it to the libraries listed below
Sorting:
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Delta Sigma DAC FPGA☆44Updated 7 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆64Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- FPGA Logic Analyzer and GUI☆139Updated 2 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆33Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆12Updated 2 weeks ago
- A series of CORDIC related projects☆114Updated 10 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- ☆105Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago
- ☆30Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆63Updated last year