Blackwire SpinalHDL components implementing WireGuard primitives
☆16Aug 16, 2023Updated 2 years ago
Alternatives and similar repositories for BlackwireSpinal
Users that are interested in BlackwireSpinal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 7 months ago
- System-on-chip design for NOP in NSCSCC 2023.☆13Aug 21, 2023Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Setup instructions for Quartus 21.x and Questa for Ubuntu 20.04☆20Mar 16, 2024Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- 🧹 Fast, cross-platform disk cleanup tool with interactive UI for easy directory size visualization.☆16Jul 1, 2026Updated 2 weeks ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 6 months ago
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- Outlining script for GIMP. Should be more or less done.☆11Aug 30, 2020Updated 5 years ago
- A C++ implementation of ChaCha20 & Poly1305 stream cipher described in RFC - 8439.☆25Oct 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- An RFC5297-compliant C implementation of AES-SIV☆20Oct 15, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- SHA-3 finalist (reference code)☆41May 2, 2014Updated 12 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- bootgen source code☆62Jul 6, 2026Updated 2 weeks ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Reads the blkXXXXX.dat files from bitcoind (Bitcoin-Core)☆26Aug 24, 2018Updated 7 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- Flask Dashboard - MaterialPro Bootstrap Lite | AppSeed☆16Oct 4, 2023Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- ☆29Dec 15, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- A peer-to-peer instant messaging protocol.☆18Nov 8, 2017Updated 8 years ago
- Small footprint and configurable NVMe core.☆16Updated this week
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago