gonzagab / tdcLinks
A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.
☆21Updated 8 years ago
Alternatives and similar repositories for tdc
Users that are interested in tdc are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- Fixed Point Kalman filter for fpga☆21Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 7 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- ☆12Updated 3 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆11Updated 4 years ago
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- ☆21Updated 10 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆70Updated 2 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated 11 months ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- PID controller with FPGA hardware☆20Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- ☆15Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago