FPGA based 30ps RMS TDCs
☆98Mar 18, 2018Updated 8 years ago
Alternatives and similar repositories for jTDC
Users that are interested in jTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆33Aug 3, 2017Updated 9 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆20Mar 10, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 5 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Aug 27, 2026Updated last month
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆16Feb 27, 2025Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆20Oct 30, 2023Updated 2 years ago
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 7 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board☆18Apr 17, 2020Updated 6 years ago
- Adobe DNG SDK☆18Aug 18, 2015Updated 11 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 7 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- FMCW Radar verilog project☆36Jun 15, 2020Updated 6 years ago
- ☆19Jul 25, 2018Updated 8 years ago
- Simple key value pairs store only integer and string types.☆12Nov 5, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆21Nov 20, 2025Updated 10 months ago
- All digital PLL☆31Dec 19, 2017Updated 8 years ago