jobisoft / jTDCLinks
FPGA based 30ps RMS TDCs
☆86Updated 7 years ago
Alternatives and similar repositories for jTDC
Users that are interested in jTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆75Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- FPGA Logic Analyzer and GUI☆140Updated 2 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 5 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆254Updated 2 months ago
- Simple mono FM Radio.☆48Updated 9 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆48Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- 【例程】国产高云FPGA 开发板及其工程☆36Updated last year
- SDK for FPGA / Linux Instruments☆102Updated this week
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago