jobisoft / jTDCLinks
FPGA based 30ps RMS TDCs
☆84Updated 7 years ago
Alternatives and similar repositories for jTDC
Users that are interested in jTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆61Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆63Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆48Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆69Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- This is xc7z020clg400 FPGA hardware core board design☆53Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆68Updated 3 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆203Updated last year
- AD7606 driver verilog☆43Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- ZYNQ-IPMC Hardware☆17Updated 3 years ago