jobisoft / jTDC
FPGA based 30ps RMS TDCs
☆82Updated 6 years ago
Alternatives and similar repositories for jTDC:
Users that are interested in jTDC are comparing it to the libraries listed below
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 9 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆28Updated 7 years ago
- Verilog implementation of a tapped delay line TDC☆38Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆68Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆47Updated 2 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆20Updated 7 years ago
- USB 2.0 Device IP Core☆53Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆40Updated 3 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆15Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆48Updated 4 years ago
- ☆28Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆66Updated 7 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆90Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆191Updated 8 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- FPGA Logic Analyzer and GUI☆114Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆57Updated 2 years ago