jobisoft / jTDCLinks
FPGA based 30ps RMS TDCs
☆86Updated 7 years ago
Alternatives and similar repositories for jTDC
Users that are interested in jTDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆41Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆51Updated 4 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆69Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆211Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆73Updated 3 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆252Updated last month
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆74Updated 4 years ago