Hardware definition language that compiles to Verilog
☆107Sep 26, 2021Updated 5 years ago
Alternatives and similar repositories for wyre
Users that are interested in wyre are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆214Oct 28, 2025Updated 11 months ago
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆16Mar 28, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆89Oct 29, 2019Updated 6 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 3 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- easy-phi☆25Feb 4, 2015Updated 11 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Compact FPGA game console☆168Nov 14, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- 68Kemu is a CPU emulator for Atari TOS/MiNT operating systems. It allows running standard 68000 software using an emulated 68000 CPU, whi…☆14Apr 9, 2016Updated 10 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- Bazel rules for Xilinx Vivado☆22Sep 1, 2022Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆473Updated this week
- Reso: A visual circuits programming language using pixels.☆303Jan 6, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- TIC-80 is a fantasy computer for making, playing and sharing tiny games.☆14May 6, 2024Updated 2 years ago
- ☆18May 24, 2021Updated 5 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- A C64 SID Chip recreation in FPGA☆43Jun 14, 2022Updated 4 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- MOS 6581 / 8580 SID FPGA emulation platform☆119Sep 23, 2024Updated 2 years ago
- ☆97Jun 16, 2021Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆91Dec 25, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Parser written in C for Amiga Hunk (executable) files☆16Mar 2, 2026Updated 7 months ago
- UPduino 3.0: new 4 layer layout, various other improvements☆365Jul 21, 2026Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆258Sep 24, 2026Updated 2 weeks ago
- VHDL library 4 FPGAs☆187Updated this week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆185Jan 16, 2026Updated 8 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- The Repository for "Joshua" the audio/OSD mod for CRT TVs☆12May 24, 2025Updated last year