nickmqb / wyreLinks
Hardware definition language that compiles to Verilog
☆106Updated 3 years ago
Alternatives and similar repositories for wyre
Users that are interested in wyre are comparing it to the libraries listed below
Sorting:
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 9 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- WIP 100BASE-TX PHY☆76Updated 6 months ago
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- Playground for VGA projects on Tiny Tapeout☆63Updated 3 months ago
- ☆96Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆155Updated 5 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- A Full Hardware Real-Time Ray-Tracer☆103Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆207Updated 3 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆171Updated 3 months ago
- ☆41Updated 4 years ago
- Compact FPGA game console☆163Updated last year
- A collection of tools for developing for Fomu☆82Updated 2 years ago
- A hardware-optimized high-quality pseudorandom number generator☆36Updated last year
- A computer for human beings.☆44Updated 7 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- FPGA Odysseus with ULX3S☆65Updated last year
- A configurable RTL to bitstream FPGA toolchain☆35Updated 2 weeks ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Graphics demos☆110Updated last year
- UPduino 3.0: new 4 layer layout, various other improvements☆337Updated 4 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆49Updated 2 weeks ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- The J1 CPU☆169Updated 4 years ago