nickmqb / wyre
Hardware definition language that compiles to Verilog
☆106Updated 3 years ago
Alternatives and similar repositories for wyre:
Users that are interested in wyre are comparing it to the libraries listed below
- A bit-serial CPU written in VHDL, with a simulator written in C.☆123Updated 4 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Playground for VGA projects on Tiny Tapeout☆57Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆205Updated 8 months ago
- WIP 100BASE-TX PHY☆72Updated last month
- ☆96Updated 3 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆336Updated 9 months ago
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 2 years ago
- The Zylin ZPU☆241Updated 9 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆202Updated 3 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆165Updated 2 months ago
- A configurable RTL to bitstream FPGA toolchain☆257Updated last month
- UPduino 3.0: new 4 layer layout, various other improvements☆331Updated 6 months ago
- Graphics demos☆98Updated 9 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆41Updated 8 months ago
- Soft USB for LiteX☆50Updated last year
- A Full Hardware Real-Time Ray-Tracer☆94Updated 2 years ago
- A computer for human beings.☆44Updated 2 months ago
- A collection of tools for developing for Fomu☆81Updated 2 years ago
- Compact FPGA game console☆157Updated last year
- MRSIC32 ISA documentation and development☆90Updated last year
- Example projects/code for the OrangeCrab☆106Updated 8 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆124Updated last month
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆151Updated 3 months ago
- A hardware-optimized high-quality pseudorandom number generator☆34Updated last year
- Exploring gate level simulation☆56Updated 2 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆153Updated 5 years ago