nickmqb / wyre
Hardware definition language that compiles to Verilog
☆106Updated 3 years ago
Alternatives and similar repositories for wyre:
Users that are interested in wyre are comparing it to the libraries listed below
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 5 months ago
- Playground for VGA projects on Tiny Tapeout☆58Updated last week
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 2 years ago
- WIP 100BASE-TX PHY☆73Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated 9 months ago
- ☆96Updated 3 years ago
- UPduino 3.0: new 4 layer layout, various other improvements☆331Updated 3 weeks ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆203Updated 3 years ago
- Compact FPGA game console☆157Updated last year
- Graphics demos☆101Updated 10 months ago
- A configurable RTL to bitstream FPGA toolchain☆259Updated last week
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆166Updated 2 weeks ago
- A computer for human beings.☆45Updated 3 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated 9 months ago
- Example LED blinking project for your FPGA dev board of choice☆168Updated 2 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Where Lions Roam: RISC-V on the VELDT☆253Updated 6 months ago
- Example projects/code for the OrangeCrab☆106Updated 9 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆126Updated 2 months ago
- A collection of tools for developing for Fomu☆81Updated 2 years ago
- The Zylin ZPU☆241Updated 9 years ago
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- The J1 CPU☆165Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- Virtual Development Board☆58Updated 3 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆339Updated 10 months ago
- MRSIC32 ISA documentation and development☆90Updated last year