Alternatives and similar repositories for wyre

Users that are interested in wyre are comparing it to the libraries listed below

• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆70Updated last week
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆148Updated 2 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆352Updated last year
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆175Updated 11 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated last week
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆208Updated 2 months ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆165Updated 2 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 7 months ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆365Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆200Updated 7 years ago
• jamesbowman / j1
  The J1 CPU
  ☆172Updated 5 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆112Updated last year
• im-tomu / fomu-toolchain
  A collection of tools for developing for Fomu
  ☆86Updated 3 years ago
• sylefeb / a5k
  Another World on a chip
  ☆292Updated 2 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆308Updated last year
• RobertBaruch / riscv-reboot
  ☆42Updated 4 years ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆103Updated last year
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆75Updated this week
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆313Updated 4 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆159Updated 6 years ago