Alternatives and similar repositories for wyre

Users that are interested in wyre are comparing it to the libraries listed below

• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆129Updated last year
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆64Updated 3 weeks ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 9 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆144Updated last year
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆165Updated last year
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆342Updated 7 months ago
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 10 months ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆172Updated 6 months ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆52Updated 3 months ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆360Updated last year
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated 3 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated last week
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 4 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆158Updated 6 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆72Updated this week
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• im-tomu / fomu-toolchain
  A collection of tools for developing for Fomu
  ☆83Updated 2 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆303Updated last year
• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆197Updated 6 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated 2 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 3 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year