nickmqb / wyre
Hardware definition language that compiles to Verilog
☆106Updated 3 years ago
Alternatives and similar repositories for wyre:
Users that are interested in wyre are comparing it to the libraries listed below
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 7 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆209Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- WIP 100BASE-TX PHY☆75Updated 4 months ago
- ☆96Updated 3 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆167Updated last month
- The Zylin ZPU☆243Updated 9 years ago
- Exploring gate level simulation☆56Updated this week
- UPduino 3.0: new 4 layer layout, various other improvements☆332Updated 2 months ago
- The J1 CPU☆167Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated 2 years ago
- A hardware-optimized high-quality pseudorandom number generator☆36Updated last year
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆77Updated 4 years ago
- Compact FPGA game console☆161Updated last year
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆344Updated last year
- MRSIC32 ISA documentation and development☆90Updated last year
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆207Updated 3 years ago
- ☆42Updated 4 years ago
- Graphics demos☆105Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated last week
- A configurable RTL to bitstream FPGA toolchain☆21Updated 2 weeks ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆154Updated 5 years ago
- How to set up Xilinx Vivado for source control☆105Updated 7 months ago
- Example LED blinking project for your FPGA dev board of choice☆174Updated last month
- A Full Hardware Real-Time Ray-Tracer☆99Updated 2 years ago
- A collection of tools for developing for Fomu☆82Updated 2 years ago