适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
☆10Jul 10, 2019Updated 7 years ago
Alternatives and similar repositories for Verilog_uart_dac902
Users that are interested in Verilog_uart_dac902 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Arduino-based speech synthesizer just like Stephen Hawking.☆14Feb 23, 2015Updated 11 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- In memory of Handong Gui☆16Oct 12, 2026Updated 2 weeks ago
- A demo of loading and displaying OBJ and MTL file using Qt and OpenGL☆11Jan 23, 2018Updated 8 years ago
- A typora theme for relative hugo.☆15May 16, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆13May 21, 2019Updated 7 years ago
- ☆11Mar 28, 2019Updated 7 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- 使用FPGA实现的一个I2C从机模块，可读可写，可改设备地址，可扩展，模拟摄像头内部的sensor☆10Jun 26, 2023Updated 3 years ago
- This project design three-phase PV grid connected system using PLECS. In this README file, the process of design will be introdunce in de…☆18Nov 16, 2025Updated 11 months ago
- Simple Python module to call termux-api by subprocess.☆13May 13, 2025Updated last year
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 29, 2020Updated 6 years ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Design and Implementation of Microphone Array using Spartan6 ic, cs5340 ic, and I2S protocol for recording the sound of the heart and lun…☆10Apr 10, 2024Updated 2 years ago
- The purpose of this unit is to introduce you to the measurement and analysis of electrical activity generated by skeletal muscle, includi…☆17Dec 26, 2021Updated 4 years ago
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆41Aug 15, 2020Updated 6 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Bitmap font texture page generator for apps and games☆15Mar 25, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Datanlord's RDMA nic driver☆13Sep 12, 2024Updated 2 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 4 years ago
- 海思hi3516dv300 nnie_mapper 工具 for ubuntu18.04☆23Dec 26, 2019Updated 6 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆22Oct 20, 2026Updated last week
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- USB audio device☆12Feb 9, 2021Updated 5 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Learning FPGA, yosys, nextpnr, and RISC-V☆13Jan 5, 2021Updated 5 years ago
- An digitally controlled hi fi preamplifier 🔈🎵☆46Nov 20, 2022Updated 3 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- 一个简单的GUI，为DAP-LINK提供 烧录工具，基于tkinter，pygubu和pyocd。☆37Sep 3, 2026Updated last month
- 上海科技大学校内 GenAI API 接入 Claude Code 和Codex的 Windows 及Linux图形化本地代理工具。☆19Sep 24, 2026Updated last month