Xilinx / DSP-PYNQLinks
A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
☆39Updated 3 years ago
Alternatives and similar repositories for DSP-PYNQ
Users that are interested in DSP-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆107Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆106Updated this week
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated this week
- PYNQ Composabe Overlays☆73Updated last year
- Networking Overlay on PYNQ☆49Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆112Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆85Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆27Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆27Updated 2 years ago
- ☆19Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- ☆109Updated 6 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆85Updated 8 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- Verilog digital signal processing components☆155Updated 2 years ago
- ☆295Updated 3 weeks ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Avnet Board Definition Files☆133Updated this week
- ☆96Updated last year
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago