Xilinx / DSP-PYNQLinks
A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
☆40Updated 3 years ago
Alternatives and similar repositories for DSP-PYNQ
Users that are interested in DSP-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆107Updated this week
- Python productivity for RFSoC platforms☆82Updated last week
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- ☆19Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆27Updated this week
- PYNQ Composabe Overlays☆73Updated last year
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 weeks ago
- ☆109Updated 6 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆27Updated 2 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆28Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆115Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Avnet Board Definition Files☆135Updated 3 weeks ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 5 years ago