machdyne / zuckerLinks
Zucker SOC
☆15Updated 4 months ago
Alternatives and similar repositories for zucker
Users that are interested in zucker are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- UPduino☆27Updated 5 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆68Updated 2 years ago
- Riegel Computer☆17Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆26Updated 9 months ago
- ☆44Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆44Updated 7 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated last month
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- ☆42Updated 5 years ago
- FPGA Odysseus with ULX3S☆68Updated last year
- PMOD boards for ULX3S☆45Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆70Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- nMigen examples for the ULX3S board☆16Updated 4 years ago