machdyne / zuckerLinks
Zucker SOC
☆15Updated 7 months ago
Alternatives and similar repositories for zucker
Users that are interested in zucker are comparing it to the libraries listed below
Sorting:
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- UPduino☆28Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Combined ESP32C3 and iCE40 FPGA board☆76Updated 3 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Riegel Computer☆17Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- PMOD boards for ULX3S☆47Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- ☆44Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Unofficial Yosys WebAssembly packages☆76Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated last month
- Soft USB for LiteX☆50Updated 3 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Icestudio collection for standard Input-Output in different devices☆15Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated last week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago