dspsandbox / Pynq-Redpitaya-125Links
☆19Updated 5 months ago
Alternatives and similar repositories for Pynq-Redpitaya-125
Users that are interested in Pynq-Redpitaya-125 are comparing it to the libraries listed below
Sorting:
- ☆39Updated 3 months ago
- Collections of guides and projects related to testing RedPitaya☆56Updated 5 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Repository for FPGA projects☆56Updated last week
- Transform the Red Pitaya in an acquisition card☆34Updated 4 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- Python productivity for RFSoC platforms☆80Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆70Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆139Updated 6 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆16Updated 2 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated 2 weeks ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- A collection of demonstration digital filters☆156Updated last year
- FPGA and Digital ASIC Build System☆78Updated last week
- Temporary repo to gather information about the Kria KV260 board☆73Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago