dspsandbox / Pynq-Redpitaya-125Links
☆19Updated 2 months ago
Alternatives and similar repositories for Pynq-Redpitaya-125
Users that are interested in Pynq-Redpitaya-125 are comparing it to the libraries listed below
Sorting:
- ☆38Updated last month
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- Repository for FPGA projects☆52Updated 8 months ago
- Transform the Red Pitaya in an acquisition card☆32Updated 4 years ago
- SDK for FPGA / Linux Instruments☆101Updated 2 weeks ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆81Updated last year
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- Python productivity for RFSoC platforms☆76Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆45Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆109Updated this week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆13Updated 6 months ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆39Updated last week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated last week
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆65Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆67Updated 3 years ago