dspsandbox / Pynq-Redpitaya-125Links
☆21Updated 8 months ago
Alternatives and similar repositories for Pynq-Redpitaya-125
Users that are interested in Pynq-Redpitaya-125 are comparing it to the libraries listed below
Sorting:
- ☆46Updated last month
- RFSoC Spectrum Analyser Module on PYNQ.☆89Updated last year
- Collections of guides and projects related to testing RedPitaya☆57Updated 6 years ago
- Repository for FPGA projects☆57Updated 3 weeks ago
- SDK for FPGA / Linux Instruments☆107Updated last month
- Python productivity for RFSoC platforms☆85Updated last month
- Transform the Red Pitaya in an acquisition card☆35Updated 4 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- A Python package to use FPGA development tools programmatically.☆143Updated 9 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated this week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 3 weeks ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆16Updated 4 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Python tools for signal integrity applications☆162Updated last week