dspsandbox / Pynq-Redpitaya-125Links
☆19Updated 6 months ago
Alternatives and similar repositories for Pynq-Redpitaya-125
Users that are interested in Pynq-Redpitaya-125 are comparing it to the libraries listed below
Sorting:
- ☆42Updated last week
- Collections of guides and projects related to testing RedPitaya☆56Updated 5 years ago
- Repository for FPGA projects☆57Updated last month
- SDK for FPGA / Linux Instruments☆104Updated this week
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- Transform the Red Pitaya in an acquisition card☆34Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Python productivity for RFSoC platforms☆83Updated last month
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- Python tools for signal integrity applications☆159Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆16Updated 2 months ago
- High-level python interface to OpenEMS with automatic mesh generation☆91Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆48Updated 2 weeks ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆38Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated last month
- A Python package to use FPGA development tools programmatically.☆140Updated 7 months ago
- FPGA Based lock in amplifier☆35Updated last year