MazinLab / MKIDGen3Links
☆12Updated 3 months ago
Alternatives and similar repositories for MKIDGen3
Users that are interested in MKIDGen3 are comparing it to the libraries listed below
Sorting:
- Tutorials available here:☆37Updated 5 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆33Updated 2 years ago
- Python productivity for RFSoC platforms☆87Updated 3 months ago
- Software control for CASPER FPGAs☆22Updated this week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆32Updated 3 years ago
- ☆35Updated 6 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated last week
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Updated last week
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- Classify modulation of signals☆15Updated 6 years ago
- ☆19Updated 4 years ago
- IPbus Builder Tool☆14Updated this week
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- Networking Overlay on PYNQ☆50Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- ☆29Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Updated 5 years ago