MazinLab / MKIDGen3Links
☆12Updated 2 months ago
Alternatives and similar repositories for MKIDGen3
Users that are interested in MKIDGen3 are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Tutorials available here:☆37Updated 4 months ago
- Board files to build the ZCU111 PYNQ image☆20Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- ☆35Updated 6 years ago
- ☆19Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆89Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- IPbus Builder Tool☆14Updated last month
- A collection of RFSoC introductory notebooks for PYNQ.☆25Updated 4 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆12Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Python library for SerDes modelling☆79Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆128Updated 2 weeks ago
- ☆109Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Updated last month
- Low Density Parity Check Decoder☆18Updated 9 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- Software control for CASPER FPGAs☆22Updated 4 months ago