MazinLab / MKIDGen3Links
☆12Updated 3 weeks ago
Alternatives and similar repositories for MKIDGen3
Users that are interested in MKIDGen3 are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated 3 weeks ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Tutorials available here:☆37Updated 2 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- ☆19Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- ☆35Updated 6 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Software control for CASPER FPGAs☆21Updated 2 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- IPbus Builder Tool☆14Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆19Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- ☆109Updated 6 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated last week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆38Updated last year
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆12Updated 5 years ago
- Classify modulation of signals☆15Updated 5 years ago