A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
☆41Sep 9, 2024Updated last year
Alternatives and similar repositories for RFSoC_OPFB
Users that are interested in RFSoC_OPFB are comparing it to the libraries listed below
Sorting:
- ☆13Oct 30, 2025Updated 4 months ago
- This code generates the filter weights for polyphase filter banks with arbitrary numbers of channels, and with configurable windows.☆30Jul 10, 2024Updated last year
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆34Jun 22, 2023Updated 2 years ago
- Blockstream Satellite Receiver GNU Radio Out-of-tree Module☆11Jul 8, 2019Updated 6 years ago
- Simple interface to the Valon 5007 synthesizer.☆13Feb 28, 2017Updated 9 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆44Nov 3, 2025Updated 3 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Jan 28, 2026Updated last month
- ☆16Sep 5, 2022Updated 3 years ago
- Fast Marginalized implementation of Spatio-Temporal Block Sparse Bayesian Learning Algorithm.☆12Apr 13, 2015Updated 10 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆255Jun 6, 2023Updated 2 years ago
- This repo is a compilation of code and resources for multiple SDR Platforms as part of a phased array beamforming project.☆71Feb 11, 2026Updated 2 weeks ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- SATRE modem Two Way Satellite Time and Frequency Transfer receiver implemented as a GNU Radio processing block☆17Nov 3, 2024Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- RF powermeter with USB-interface☆14Dec 30, 2022Updated 3 years ago
- Proof of Concept Code to Build a Hackable Realistic Civil Defense Siren. Meet v2 With Network, and cli control too☆17Apr 12, 2022Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆32Jun 9, 2022Updated 3 years ago
- Documents and software for the polyphase filter bank that receives Phase 4 Ground uplink signals.☆20Jun 6, 2019Updated 6 years ago
- ☆17Jan 24, 2024Updated 2 years ago
- ☆13Jul 14, 2020Updated 5 years ago
- ☆23Sep 25, 2025Updated 5 months ago
- Projects and Labs for the Parallel Programming for FPGAs book☆20Dec 3, 2025Updated 2 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- CUDA implementation of complex single precision float FIR filter☆19Feb 20, 2019Updated 7 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Feb 17, 2026Updated last week
- understanding of cocotb （In Chinese Only）☆20Jun 10, 2025Updated 8 months ago
- ☆21Feb 15, 2023Updated 3 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Xilinx Hackathon 2017☆18May 15, 2023Updated 2 years ago
- QSPI flash support for Xilinx's Zynq devices☆26Jul 28, 2020Updated 5 years ago
- ☆24Dec 3, 2021Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Jan 28, 2026Updated last month
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year