STM32F042-based USB to SPI device for programming iCE40 FPGAs
☆18Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for spi_fiend
Users that are interested in spi_fiend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆15Jul 3, 2022Updated 3 years ago
- ☆20Jul 7, 2016Updated 9 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- ☆26Jan 20, 2026Updated 2 months ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- ☆13Feb 24, 2022Updated 4 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆29Dec 20, 2022Updated 3 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- An implementation referencing "Hsu, YungChien, Yen-Liang Lin, and Winston Hsu. "Learning-based heart rate detection from remote photoplet…☆15Feb 8, 2015Updated 11 years ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Feb 21, 2014Updated 12 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- ☆14May 24, 2019Updated 6 years ago
- USB floppy disk controller☆25Jan 22, 2026Updated 2 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Small static program for taking screenshots of x11 screens and saving/streaming as a variety of formats.☆21May 3, 2020Updated 5 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 6 years ago
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Arduino Library for DL1414 type 4 character miniature screen modules.☆15Apr 13, 2021Updated 4 years ago
- ☆22Mar 19, 2023Updated 3 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- Development board for Lattice Crosslink-NX 72QFN☆31Oct 22, 2020Updated 5 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 8 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- Fine Tuning Model for different NLP task☆15Jan 22, 2023Updated 3 years ago
- AT90USB64x/128x Support for Arduino IDE☆20Jul 12, 2016Updated 9 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago