Alternatives and similar repositories for ripyl

Users that are interested in ripyl are comparing it to the libraries listed below

• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆170Updated last year
• colinoflynn / pyjtagbs
  Python JTAG Boundary Scan tool
  ☆90Updated last year
• cyrozap / python-bsdl-parser
  A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files
  ☆26Updated 4 months ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆36Updated 5 years ago
• orbcode / orbtrace
  Debug and parallel trace hardware for CORTEX-M (FPGA + support code)
  ☆168Updated 9 months ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆44Updated last year
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆115Updated last year
• jetperch / pyjoulescope
  Joulescope driver and utilities
  ☆44Updated last month
• ppannuto / python-saleae
  Python library to control a Saleae Logic Analyzer
  ☆134Updated 3 years ago
• MaartenBaert / alterpcb-tlinesim
  An open-source, cross-platform transmission line simulation tool.
  ☆59Updated last year
• arachnidlabs / cyflash
  Bootloader tool for Cypress PSoC series microcontrollers.
  ☆45Updated 3 years ago
• amuramatsu / dwf
  Digilent's DWF library wrapper for python
  ☆56Updated 5 years ago
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆124Updated 10 months ago
• ftd2xx / ftd2xx
  Python library around FTDI D2XX. Looking for new maintainer
  ☆82Updated last year
• ngscopeclient / scopehal
  Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.
  ☆262Updated this week
• python-ivi / python-vxi11
  Provides a VXI-11 driver for controlling instruments over Ethernet
  ☆173Updated last year
• coburnw / python-vxi11-server
  A VXI-11 Instrument Server written in Python
  ☆36Updated 9 months ago
• loxodes / tdr
  Prototype time domain reflectometer/sampling oscilloscope
  ☆53Updated 6 years ago
• cnlohr / fx3fun
  Treat your Cypress FX3 a little like a logic analyzer or software defined bus.
  ☆166Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆58Updated 2 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 10 months ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆30Updated 4 years ago
• esynr3z / openocd-svd
  Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python
  ☆36Updated 7 years ago
• zmarvel / python-openocd
  Thin Python wrapper around OpenOCD telnet console.
  ☆11Updated 6 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• wavedrom / datasheet
  datasheet generator
  ☆30Updated 6 months ago
• azonenberg / starshipraider
  Open hardware test equipment
  ☆186Updated last year
• HiGregSmith / kicad-bga-tools
  Tools to make life easier for PCB design with BGA's
  ☆15Updated 8 years ago