Protocol decode and synthesis library
☆69Feb 7, 2019Updated 7 years ago
Alternatives and similar repositories for ripyl
Users that are interested in ripyl are comparing it to the libraries listed below
Sorting:
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 2 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- SD/MMC Analyzer for Logic☆45Aug 13, 2021Updated 4 years ago
- Development board for interfacing Chrysler's legacy CCD-bus (no CDP68HC68S1 chip needed).☆11Nov 4, 2021Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- CP2112 based USB I2C bridge☆13Jan 1, 2023Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- An addin for Fusion 360 which provides a better way to export DXF files for laser cutting.☆15Aug 11, 2023Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Andy's Workshtop Graphics Coprocessor☆13Nov 14, 2015Updated 10 years ago
- CNC laser cutter controller, compatible with LaserSaur but better.☆21Jul 18, 2012Updated 13 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- The Micro Python project☆15Dec 24, 2020Updated 5 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- GitHub Action allowing to run tests in the Renode framework☆20Jan 13, 2026Updated last month