Where Arty S7 projects are kept. MIT License unless file headers state otherwise.
☆24Sep 26, 2019Updated 6 years ago
Alternatives and similar repositories for ArtyS7
Users that are interested in ArtyS7 are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Poseidon board for FPGA☆18May 16, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Small static program for taking screenshots of x11 screens and saving/streaming as a variety of formats.☆21May 3, 2020Updated 5 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 8 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Homebrew game for homebrew FPGA game console☆50Nov 21, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 2 years ago
- ☆29May 6, 2024Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37May 25, 2022Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 7 years ago
- core files for the MiST fpga☆33Nov 22, 2024Updated last year
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- ☆13Dec 31, 2024Updated last year
- ☆13Oct 3, 2025Updated 5 months ago
- SNES FPGA Emulator☆92Nov 19, 2018Updated 7 years ago