A rudimental RISCV CPU supporting RV32I instructions, in VHDL
☆127Oct 13, 2020Updated 5 years ago
Alternatives and similar repositories for Rudi-RV32I
Users that are interested in Rudi-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆177Sep 13, 2020Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 4 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆286Aug 19, 2024Updated last year
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A very simple RISC-V ISA emulator.☆40Dec 12, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Homebrew 6502-based microcomputer☆15Apr 14, 2026Updated 2 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Dec 17, 2025Updated 5 months ago
- RISC-V CPU Core (RV32IM)☆1,735Sep 18, 2021Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆226Feb 19, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Naive Educational RISC V processor☆95Oct 12, 2025Updated 8 months ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆94Jun 8, 2026Updated last week
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- VHDL library 4 FPGAs☆186Jun 9, 2026Updated last week
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆18Sep 15, 2020Updated 5 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago