A rudimental RISCV CPU supporting RV32I instructions, in VHDL
☆125Oct 13, 2020Updated 5 years ago
Alternatives and similar repositories for Rudi-RV32I
Users that are interested in Rudi-RV32I are comparing it to the libraries listed below
Sorting:
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Aug 19, 2024Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Homebrew 6502-based microcomputer☆14Feb 19, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44May 12, 2016Updated 9 years ago
- Basic RISC-V CPU implementation in VHDL.☆172Sep 13, 2020Updated 5 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 4 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- VHDL library 4 FPGAs☆185Feb 23, 2026Updated last week
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- A modern schematic entry and simulation program☆84Feb 23, 2026Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago