hamsternz / Rudi-RV32ILinks
A rudimental RISCV CPU supporting RV32I instructions, in VHDL
☆123Updated 5 years ago
Alternatives and similar repositories for Rudi-RV32I
Users that are interested in Rudi-RV32I are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Verilog wishbone components☆119Updated last year
- ☆137Updated 10 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Basic RISC-V Test SoC☆149Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago