Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core-Course

Users that are interested in LF-Building-a-RISC-V-CPU-Core-Course are comparing it to the libraries listed below

• KastnerRG / Tunable-TDC
  ☆11Updated 2 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆11Updated 4 years ago
• anlit75 / ADPLL
  All Digital Phase-Locked Loop (ADPLL)
  ☆13Updated last year
• stevehoover / 1st-CLaaS
  Developing Smith Waterman accelerators on F1 instances using 1st CLaaS
  ☆12Updated 2 years ago
• stevehoover / makerchip_examples
  ☆19Updated last month
• upscale-project / aqed-dac2020-results
  Source files to reproduce the results shown for A-QED at DAC 2020
  ☆8Updated 4 years ago
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆13Updated 3 weeks ago
• ATaylorCEngFIET / introduction_to_vivado
  ☆20Updated 2 years ago
• sabbaghm / sonicboom-attacks
  SonicBOOM Spectre Attacks
  ☆8Updated 4 years ago
• IObundle / iob-soc-opencryptolinux
  Running Linux on IOb-SoC-OpenCryptoHW
  ☆14Updated 11 months ago
• kuopinghsu / biriscv
  biRISC-V - 32-bit dual issue RISC-V CPU Software Environment
  ☆13Updated 4 years ago
• CMU-SAFARI / U-TRR
  Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…
  ☆15Updated 2 years ago
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆32Updated last month
• robertdunne / FPGA-ARM
  Verilog source code for book: Computer Architecture Tutorial
  ☆26Updated 3 years ago
• UCTECHIP / rocket_chip_vpu
  ☆11Updated 4 years ago
• Twine-Umich / Twine
  ☆11Updated 3 years ago
• sjohann81 / hf-risc
  HF-RISC SoC
  ☆36Updated last month
• rxrbln / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆26Updated 4 years ago
• Fabmicro-LLC / Karnix_ASB-254
  Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254
  ☆16Updated last year
• ucb-ucie / ucieanalog
  An open-source UCIe implementation developed at UC Berkeley.
  ☆15Updated last year
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆90Updated 4 months ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆11Updated 3 years ago
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆18Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆79Updated 7 years ago
• incoresemi / river_core
  RiVer Core is an open source Python based RISC-V Core Verification framework.
  ☆22Updated last month
• ics-jku / goldcrest-vp
  A RISC-V VP with SUBLEQ microcode
  ☆11Updated 2 years ago
• bu-icsg / ProcessorFuzz
  ☆12Updated 10 months ago
• fpgacademy / DESim
  ☆43Updated 3 weeks ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆71Updated last year