Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)
☆17Dec 12, 2020Updated 5 years ago
Alternatives and similar repositories for mobile-fpga-bluetooth-demo
Users that are interested in mobile-fpga-bluetooth-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- Interactive BLE MIDI demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆23Jul 30, 2021Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆44Nov 2, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- ☆13Nov 29, 2025Updated 8 months ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆27Jan 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Example Verilog code for Ulx3s☆44May 5, 2022Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 8 months ago
- Record and playback a terminal session☆15Feb 4, 2013Updated 13 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 10 months ago
- ☆13Oct 28, 2025Updated 9 months ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Toolchain for software development targeting the virtual machine originally designed for Eric Chahi's Another World game.☆27May 9, 2026Updated 2 months ago
- A Full Hardware Real-Time Ray-Tracer☆116Nov 16, 2025Updated 8 months ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Jul 22, 2026Updated last week
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- FPGA-based PCB to control a YM2610 sound synthesis chip.☆28Sep 27, 2021Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Doom classic port to lightweight RISC‑V☆108Jul 25, 2022Updated 4 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆113Aug 30, 2023Updated 2 years ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago