dan-rodrigues / mobile-fpga-bluetooth-demo
Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)
☆16Updated 4 years ago
Alternatives and similar repositories for mobile-fpga-bluetooth-demo:
Users that are interested in mobile-fpga-bluetooth-demo are comparing it to the libraries listed below
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆10Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- CRUVI Standard Specifications☆17Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- UPduino☆26Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Learn FPGAs by building interesting hardware projects.☆25Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago