machdyne / kakaoLinks
Kakao Linux
☆36Updated last month
Alternatives and similar repositories for kakao
Users that are interested in kakao are comparing it to the libraries listed below
Sorting:
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- A version of the Lisp programming language for RISC-V based boards.☆29Updated 6 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- TV80 Z80-compatible microprocessor☆52Updated 5 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Updated 5 years ago
- This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…☆20Updated 10 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- W65C832 (32 bit 6502) in an FPGA.☆23Updated this week
- A bit-serial CPU☆19Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A small 6502 system with MS BASIC in ROM☆54Updated 6 years ago
- Moxie-compatible core repository☆47Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆46Updated this week
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated last month
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- ☆17Updated 2 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- Forth for RISC-V SBCs☆32Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago