u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆19Jul 25, 2023Updated 2 years ago
Alternatives and similar repositories for udarkrisc
Users that are interested in udarkrisc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15May 17, 2025Updated last year
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- ☆20May 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆24Aug 24, 2022Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ☆20Jun 14, 2026Updated last month
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 4 months ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Doom classic port to lightweight RISC‑V☆108Jul 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- ☆30Feb 1, 2023Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Floating-Point Package for Intel 8008 and 8080 Microprocessors☆18Jun 11, 2020Updated 6 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Jul 6, 2026Updated 2 weeks ago
- 8x16 game based on STC15F2K60S2 an 8051 clone☆23Dec 31, 2020Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yet another Ascii Art generator and player that is highly configurable, chooses most suitable letter and colour totally by itself☆19Feb 2, 2019Updated 7 years ago
- ☆12Jun 29, 2023Updated 3 years ago
- A pipelined 80286-class FPGA softcore CPU☆30Jul 6, 2025Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 5 months ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- C toolchain and programs for the UNIVAC 1219B☆29Jul 15, 2026Updated last week
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆78Jan 1, 2026Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- ☆12Mar 27, 2024Updated 2 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago