darklife / udarkrisc
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆13Updated last year
Alternatives and similar repositories for udarkrisc:
Users that are interested in udarkrisc are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A design for TinyTapeout☆15Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆55Updated this week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆49Updated last week
- RISC-V Playground on Nandland Go☆15Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 3 years ago
- Quite OK image compression Verilog implementation☆19Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- ☆15Updated last year
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- A SoC for DOOM☆16Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆28Updated 5 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- VGA-compatible text mode functionality☆15Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆47Updated this week
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago