darklife / udarkriscLinks
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆15Updated last year
Alternatives and similar repositories for udarkrisc
Users that are interested in udarkrisc are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- RISC-V RV32E core designed for minimal area☆16Updated 6 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated 3 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Quite OK image compression Verilog implementation☆21Updated 6 months ago
- A SoC for DOOM☆17Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- PicoRV☆44Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A design for TinyTapeout☆16Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- ☆15Updated 2 weeks ago
- A RISC-V CPU implementation☆13Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆23Updated last week