darklife / udarkrisc
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆14Updated last year
Alternatives and similar repositories for udarkrisc:
Users that are interested in udarkrisc are comparing it to the libraries listed below
- RISC-V RV32E core designed for minimal area☆14Updated 5 months ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- ☆15Updated 4 months ago
- Quite OK image compression Verilog implementation☆20Updated 4 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- IRSIM switch-level simulator for digital circuits☆32Updated last week
- A design for TinyTapeout☆16Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A SoC for DOOM☆17Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆29Updated 2 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Exploring gate level simulation☆56Updated this week
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A bit-serial CPU☆18Updated 5 years ago