darklife / udarkrisc
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆13Updated last year
Alternatives and similar repositories for udarkrisc:
Users that are interested in udarkrisc are comparing it to the libraries listed below
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆52Updated this week
- A design for TinyTapeout☆15Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ☆14Updated 3 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆30Updated 8 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- RISC-V Playground on Nandland Go☆16Updated last year
- Quite OK image compression Verilog implementation☆19Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- A bit-serial CPU☆18Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago