darklife / udarkriscLinks
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆15Updated last year
Alternatives and similar repositories for udarkrisc
Users that are interested in udarkrisc are comparing it to the libraries listed below
Sorting:
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- RISC-V RV32E core designed for minimal area☆16Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- ☆17Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Quite OK image compression Verilog implementation☆21Updated 6 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- A SoC for DOOM☆17Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆58Updated this week
- A pipelined RISC-V processor☆57Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- A design for TinyTapeout☆16Updated 2 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆25Updated last month
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Submission template for TT02☆25Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- A bit-serial CPU☆19Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Library of FPGA architectures☆21Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated last month
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago