darklife / udarkrisc
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
☆14Updated last year
Alternatives and similar repositories for udarkrisc:
Users that are interested in udarkrisc are comparing it to the libraries listed below
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- A design for TinyTapeout☆15Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 weeks ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆31Updated 8 years ago
- A SoC for DOOM☆16Updated 3 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A bit-serial CPU☆18Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- IRSIM switch-level simulator for digital circuits☆32Updated 10 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Quite OK image compression Verilog implementation☆19Updated 3 months ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- A pipelined RISC-V processor☆52Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆28Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- Soft USB for LiteX☆50Updated 2 years ago