Alternatives and similar repositories for RasteriCEr

Users that are interested in RasteriCEr are comparing it to the libraries listed below

• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆100Updated this week
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆90Updated 5 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆59Updated 2 years ago
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆74Updated 3 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆41Updated 3 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆97Updated 3 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆109Updated 3 years ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆31Updated 4 years ago
• qubeck78 / tangyRiscVSOC
  RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K
  ☆38Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆46Updated 7 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆19Updated 4 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆32Updated 2 years ago
• fredrequin / verilator_gowin
  Re-coded Gowin GW1N primitives for Verilator use
  ☆18Updated 3 years ago
• ultraembedded / core_dvi_framebuffer
  Minimal DVI / HDMI Framebuffer
  ☆82Updated 5 years ago
• evantandersen / fpga-gpu
  A basic GPU for altera FPGAs
  ☆78Updated 6 years ago
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆33Updated 6 years ago
• fontamsoc / pu32
  ☆15Updated 4 months ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆67Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆61Updated last year
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆50Updated last year
• MichaelBell / tinyQV
  A Risc-V SoC for Tiny Tapeout
  ☆37Updated this week
• MichaelBell / nanoV
  RISC-V RV32E core designed for minimal area
  ☆21Updated 10 months ago
• lzw545 / opengg
  OpenGL-like graphics pipeline on a Xilinx FPGA
  ☆33Updated 14 years ago
• Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
  Master-thesis-final
  ☆19Updated last year
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆26Updated 2 months ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆95Updated 5 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆33Updated 8 years ago
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆166Updated last year
• efabless / clear
  ☆70Updated last year