nickmqb / fpga_craftLinks
A voxel game/Minecraft clone for the iCE40 UP5K FPGA
☆207Updated 3 years ago
Alternatives and similar repositories for fpga_craft
Users that are interested in fpga_craft are comparing it to the libraries listed below
Sorting:
- A Full Hardware Real-Time Ray-Tracer☆108Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆286Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Compact FPGA game console☆165Updated last year
- Graphics demos☆110Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆302Updated last year
- HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…☆207Updated 2 years ago
- TinyGPUs, making graphics hardware for 1990s games☆148Updated 4 months ago
- CoreScore☆159Updated 6 months ago
- A tiny system built on a small QMTECH board☆107Updated 4 months ago
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- A Verilog HDL model of the MOS 6502 CPU☆349Updated 2 years ago
- VRoom! RISC-V CPU☆508Updated 11 months ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- A Video display simulator☆171Updated 2 months ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Small footprint and configurable DRAM core☆431Updated last month
- ☆41Updated 4 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆151Updated 2 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆668Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- A 32-bit RISC-V soft processor☆312Updated 2 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆128Updated 11 months ago
- The Zylin ZPU☆245Updated 10 years ago