Alternatives and similar repositories for fpga_craft

Users that are interested in fpga_craft are comparing it to the libraries listed below

• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆94Updated 3 years ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• Wren6991 / RISCBoy
  Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink
  ☆288Updated 2 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆108Updated 2 years ago
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆165Updated last year
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆303Updated last year
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆211Updated 2 years ago
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆108Updated 5 months ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆184Updated last week
• olofk / corescore
  CoreScore
  ☆163Updated last month
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆152Updated 6 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 5 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 3 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆353Updated 2 years ago
• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆100Updated this week
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆74Updated 3 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆129Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆676Updated last week
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆178Updated last year
• ZipCPU / vgasim
  A Video display simulator
  ☆173Updated 4 months ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆315Updated last month
• ToNi3141 / RasteriCEr
  Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
  ☆39Updated 3 years ago