nickmqb / fpga_craft
A voxel game/Minecraft clone for the iCE40 UP5K FPGA
☆207Updated 3 years ago
Alternatives and similar repositories for fpga_craft
Users that are interested in fpga_craft are comparing it to the libraries listed below
Sorting:
- Doom classic port to lightweight RISC‑V☆92Updated 2 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆278Updated last year
- Compact FPGA game console☆162Updated last year
- A Verilog HDL model of the MOS 6502 CPU☆339Updated 2 years ago
- A Full Hardware Real-Time Ray-Tracer☆102Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 11 months ago
- VRoom! RISC-V CPU☆501Updated 8 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆214Updated last year
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- Graphics demos☆110Updated last year
- HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…☆205Updated last year
- TinyGPUs, making graphics hardware for 1990s games☆106Updated 2 months ago
- A tiny system built on a small QMTECH board☆106Updated last month
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆146Updated 8 years ago
- ☆41Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆114Updated 2 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- CoreScore☆151Updated 3 months ago
- Small footprint and configurable DRAM core☆413Updated 2 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆552Updated this week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆85Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆252Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 8 months ago