RISC-V user-mode emulator that runs DooM
☆58Apr 27, 2019Updated 7 years ago
Alternatives and similar repositories for risc-666
Users that are interested in risc-666 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Doom classic port to lightweight RISC‑V☆108Jul 25, 2022Updated 4 years ago
- ☆13Nov 29, 2025Updated 7 months ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 4 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 3 months ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Golang RISC-V emulator that can play DOOM☆73Mar 7, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- Record and playback a terminal session☆15Feb 4, 2013Updated 13 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 3 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆24Aug 24, 2022Updated 3 years ago
- Firmware for a Canon DSLR IR remote loaded on an Arduino and an Atmel microcontroller☆11Jan 26, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- Building Emulators inF#☆11Dec 23, 2020Updated 5 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 7 months ago
- Artix7 SOM☆21Sep 9, 2024Updated last year
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago